Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat May  7 22:58:50 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 654 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.496        0.000                      0                 1985        0.037        0.000                      0                 1985        3.000        0.000                       0                   666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider     {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider     {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider     {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider     {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk108M_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clk2cpu_ClockDivider_1   {0.000 25.000}       50.000          20.000          
  clk6cpu_ClockDivider_1   {0.000 8.333}        16.667          60.000          
  clk_cpu_ClockDivider_1   {0.000 50.000}       100.000         10.000          
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk108M_ClockDivider           1.045        0.000                      0                  139        0.156        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider          48.633        0.000                      0                    3        0.263        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider           5.525        0.000                      0                  819        0.196        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider          72.404        0.000                      0                  734        0.202        0.000                      0                  734       49.500        0.000                       0                   468  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk108M_ClockDivider_1         1.047        0.000                      0                  139        0.156        0.000                      0                  139        4.130        0.000                       0                    58  
  clk2cpu_ClockDivider_1        48.641        0.000                      0                    3        0.263        0.000                      0                    3       24.500        0.000                       0                     8  
  clk6cpu_ClockDivider_1         5.527        0.000                      0                  819        0.196        0.000                      0                  819        7.833        0.000                       0                   128  
  clk_cpu_ClockDivider_1        72.413        0.000                      0                  734        0.202        0.000                      0                  734       49.500        0.000                       0                   468  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108M_ClockDivider_1  clk108M_ClockDivider          1.045        0.000                      0                  139        0.040        0.000                      0                  139  
clk_cpu_ClockDivider    clk2cpu_ClockDivider         44.880        0.000                      0                   68        0.111        0.000                      0                   68  
clk2cpu_ClockDivider_1  clk2cpu_ClockDivider         48.633        0.000                      0                    3        0.114        0.000                      0                    3  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider         44.890        0.000                      0                   68        0.120        0.000                      0                   68  
clk_cpu_ClockDivider    clk6cpu_ClockDivider         11.230        0.000                      0                   34        0.110        0.000                      0                   34  
clk6cpu_ClockDivider_1  clk6cpu_ClockDivider          5.525        0.000                      0                  819        0.071        0.000                      0                  819  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider         11.239        0.000                      0                   34        0.119        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider         43.080        0.000                      0                    8        0.296        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider          0.496        0.000                      0                  416        0.206        0.000                      0                  416  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider         43.080        0.000                      0                    8        0.296        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider          0.496        0.000                      0                  416        0.206        0.000                      0                  416  
clk_cpu_ClockDivider_1  clk_cpu_ClockDivider         72.404        0.000                      0                  734        0.037        0.000                      0                  734  
clk108M_ClockDivider    clk108M_ClockDivider_1        1.045        0.000                      0                  139        0.040        0.000                      0                  139  
clk2cpu_ClockDivider    clk2cpu_ClockDivider_1       48.633        0.000                      0                    3        0.114        0.000                      0                    3  
clk_cpu_ClockDivider    clk2cpu_ClockDivider_1       44.880        0.000                      0                   68        0.111        0.000                      0                   68  
clk_cpu_ClockDivider_1  clk2cpu_ClockDivider_1       44.890        0.000                      0                   68        0.120        0.000                      0                   68  
clk6cpu_ClockDivider    clk6cpu_ClockDivider_1        5.525        0.000                      0                  819        0.071        0.000                      0                  819  
clk_cpu_ClockDivider    clk6cpu_ClockDivider_1       11.230        0.000                      0                   34        0.110        0.000                      0                   34  
clk_cpu_ClockDivider_1  clk6cpu_ClockDivider_1       11.239        0.000                      0                   34        0.119        0.000                      0                   34  
clk2cpu_ClockDivider    clk_cpu_ClockDivider_1       43.090        0.000                      0                    8        0.305        0.000                      0                    8  
clk6cpu_ClockDivider    clk_cpu_ClockDivider_1        0.505        0.000                      0                  416        0.216        0.000                      0                  416  
clk_cpu_ClockDivider    clk_cpu_ClockDivider_1       72.404        0.000                      0                  734        0.037        0.000                      0                  734  
clk2cpu_ClockDivider_1  clk_cpu_ClockDivider_1       43.090        0.000                      0                    8        0.305        0.000                      0                    8  
clk6cpu_ClockDivider_1  clk_cpu_ClockDivider_1        0.505        0.000                      0                  416        0.216        0.000                      0                  416  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.902ns (23.530%)  route 6.181ns (76.470%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.776     2.159    vga0/h_count[10]_i_1_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.124     2.283 r  vga0/v_count[0]_i_1/O
                         net (fo=141, routed)         1.175     3.458    vga0/v_count[0]_i_1_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.582 f  vga0/g10_b5/O
                         net (fo=1, routed)           0.776     4.358    vga0/g10_b5_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.482 f  vga0/vgaRed[0]_i_53/O
                         net (fo=1, routed)           0.761     5.243    vga0/vgaRed[0]_i_53_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.367 f  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.567     5.934    vga0/vgaRed[0]_i_20_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.058    vga0/vgaRed[0]_i_7_n_0
    SLICE_X39Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     6.275 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.569     6.845    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I1_O)        0.299     7.144 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.144    vga0/vgaRed[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)        0.029     8.189    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.146ns (43.917%)  route 4.018ns (56.083%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.306 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.306    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.640 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.587     4.227    vga0/v_count_reg[6]_0[2]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.928 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.928    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.749     5.899    vga0/fbOutAddr0[13]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     6.224 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.224    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.776ns (40.393%)  route 4.097ns (59.607%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.981 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.646     5.627    vga0/fbOutAddr0[12]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.306     5.933 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.933    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.704ns (39.758%)  route 4.097ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.890 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.647     5.537    vga0/fbOutAddr0[9]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     5.862 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.862    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.794ns (41.978%)  route 3.862ns (58.022%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.002 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.411     5.413    vga0/fbOutAddr0[10]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.029     8.193    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.698ns (40.574%)  route 3.952ns (59.426%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.907 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.501     5.408    vga0/fbOutAddr0[11]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.302     5.710 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.710    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.112ns (31.904%)  route 4.508ns (68.096%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.685 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.346    vga0/fbOutAddr0[8]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.334     5.680 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.680    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.020ns (31.750%)  route 4.342ns (68.250%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.625 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.121    vga0/fbOutAddr0[7]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.302     5.423 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.423    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.029     8.193    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.668ns (28.130%)  route 4.262ns (71.870%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.272 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.415     4.687    vga0/fbOutAddr0[6]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.303     4.990 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.990    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.014ns (19.085%)  route 4.299ns (80.915%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.503     2.886    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124     3.010 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.519     3.530    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124     3.654 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.720     4.374    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/fbOutAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.175%)  route 0.216ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.271    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.268    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.535%)  route 0.267ns (65.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.267    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.413%)  route 0.281ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y4          FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.281    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X51Y1          FDRE                                         r  vga0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/h_count_reg[8]/Q
                         net (fo=10, routed)          0.135    -0.339    vga0/h_count_reg_n_0_[8]
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    vga0/h_count[10]_i_2_n_0
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.838    -0.852    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.250    -0.601    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.120    -0.481    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X47Y1          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.333    vga0/v_count_reg_n_0_[4]
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/v_count[5]_i_2_n_0
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.092    -0.508    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.987%)  route 0.172ns (48.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X47Y4          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.172    -0.305    vga0/h_count_reg_n_0_[1]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.260    vga0/char[4]_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.483    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.316    vga0/char[7]
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.271    vga0/char[7]_i_2_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.496    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.103    -0.365    vga0/v_count_reg_n_0_[10]
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.098    -0.267 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga0/vSync_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X46Y1          FDRE (Hold_fdre_C_D)         0.120    -0.496    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.403%)  route 0.163ns (53.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.070    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y3      vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y3      vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y4      vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y4      vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y4      vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y3      vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y4      vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y3      vga0/fbOutAddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y3      vga0/fbOutAddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y3      vga0/char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y3      vga0/char_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y4      vga0/char_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y3      vga0/char_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y4      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y4      vga0/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.633ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.463%)  route 0.668ns (53.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.668     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)        0.031    48.935    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.935    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.633    

Slack (MET) :             48.726ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.712ns (59.382%)  route 0.487ns (40.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.487    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.075    48.979    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.979    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.726    

Slack (MET) :             48.794ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.139 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.139    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    48.933    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                 48.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091    -0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.230ns (56.232%)  route 0.179ns (43.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.179    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.102    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107    -0.511    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.092    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        5.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 1.272ns (11.631%)  route 9.665ns (88.369%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.671     9.857    ram0/douta[5]
    SLICE_X47Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.981 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     9.981    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.445    15.117    ram0/CLK
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.125    15.475    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    15.506    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 1.153ns (10.778%)  route 9.545ns (89.222%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.786     9.742    ram0/douta[1]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.081    15.399    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 1.277ns (11.964%)  route 9.397ns (88.036%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.638     9.594    ram0/douta[1]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.718 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     9.718    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.032    15.508    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 1.148ns (10.876%)  route 9.407ns (89.124%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.413     9.599    ram0/douta[5]
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.058    15.422    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 1.311ns (12.662%)  route 9.043ns (87.338%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.757     9.274    ram0/douta[4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.398 r  ram0/tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     9.398    ram0/tmp[12]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.031    15.507    ram0/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 1.187ns (11.658%)  route 8.995ns (88.342%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.709     9.226    ram0/douta[4]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.061    15.419    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 1.181ns (11.685%)  route 8.926ns (88.315%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.282     3.844    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.968    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I0_O)      0.241     4.209 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.840     7.049    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298     7.347 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.804     9.151    ram0/douta[6]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.105    15.374    ram0/dat_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 1.305ns (12.711%)  route 8.962ns (87.289%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.819     9.187    ram0/douta[7]
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     9.311    ram0/tmp[15]_i_1_n_0
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.081    15.560    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 1.277ns (12.764%)  route 8.728ns (87.236%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.308     3.870    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.994    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I1_O)      0.214     4.208 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.537     6.745    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.297     7.042 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.883     8.925    ram0/douta[3]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.049 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     9.049    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.029    15.505    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 1.181ns (12.099%)  route 8.580ns (87.901%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.437     8.805    ram0/douta[7]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.103    15.376    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.731%)  route 0.627ns (79.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X42Y14         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.627     0.169    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.323    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.027    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.939%)  route 0.147ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y15         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.147    -0.333    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.070    -0.536    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.230%)  route 0.163ns (46.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.163    -0.317    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.272 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092    -0.495    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.078%)  route 0.164ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.164    -0.316    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.496    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.061    -0.564    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.885%)  route 0.365ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[3]/Q
                         net (fo=32, routed)          0.365    -0.119    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.776%)  route 0.367ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.367    -0.117    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.326%)  route 0.375ns (72.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.375    -0.109    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[11]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.170    -0.308    ram0/tmp_reg_n_0_[9]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.092    -0.527    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y7      ram0/dat_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y10     ram0/dat_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y10     ram0/dat_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y10     ram0/dat_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y10     ram0/dat_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y7      ram0/dat_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y14     ram0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y13     ram0/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y13     ram0/ram_dat_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y13     ram0/ram_dat_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       72.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.404ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 8.299ns (30.248%)  route 19.137ns (69.752%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.545    23.434    cursor[12]_i_13_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.558 r  cursor[9]_i_15/O
                         net (fo=1, routed)           0.717    24.275    keyboard0/cursor_reg[10]_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  keyboard0/cursor[9]_i_7/O
                         net (fo=1, routed)           1.166    25.565    keyboard0/cursor[9]_i_7_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.689 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.665    26.354    ram0/state_reg[0]_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.478 r  ram0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.478    ram0_n_120
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.435    98.440    clk_cpu
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.578    99.017    
                         clock uncertainty           -0.165    98.852    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.029    98.881    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.881    
                         arrival time                         -26.478    
  -------------------------------------------------------------------
                         slack                                 72.404    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 8.299ns (30.260%)  route 19.127ns (69.740%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.171    26.344    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.468    keyboard0_n_44
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.029    98.886    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.886    
                         arrival time                         -26.468    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.428ns  (logic 8.299ns (30.257%)  route 19.129ns (69.743%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.173    26.346    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.470 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.470    keyboard0_n_57
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.031    98.888    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             73.108ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.785ns  (logic 8.299ns (30.984%)  route 18.486ns (69.016%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.530    25.702    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.826 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    25.826    keyboard0_n_58
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.077    98.934    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.934    
                         arrival time                         -25.826    
  -------------------------------------------------------------------
                         slack                                 73.108    

Slack (MET) :             73.115ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.782ns  (logic 8.299ns (30.987%)  route 18.483ns (69.013%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.527    25.699    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.823 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    25.823    keyboard0_n_59
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    98.938    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -25.823    
  -------------------------------------------------------------------
                         slack                                 73.115    

Slack (MET) :             73.165ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.701ns  (logic 8.299ns (31.082%)  route 18.402ns (68.918%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.975    23.863    keyboard0/cursor_reg[3]_3
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.987 r  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.282    24.269    keyboard0/cursor[5]_i_8_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.393 r  keyboard0/cursor[5]_i_4/O
                         net (fo=1, routed)           0.600    24.994    keyboard0/cursor[5]_i_4_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    25.118 r  keyboard0/cursor[5]_i_2/O
                         net (fo=1, routed)           0.501    25.618    keyboard0/cursor[5]_i_2_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.742 r  keyboard0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    25.742    keyboard0_n_41
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.165    98.876    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.031    98.907    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -25.742    
  -------------------------------------------------------------------
                         slack                                 73.165    

Slack (MET) :             73.209ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.615ns  (logic 8.299ns (31.181%)  route 18.316ns (68.819%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.880    22.769    keyboard0/cursor_reg[3]_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.893 f  keyboard0/cursor[13]_i_19/O
                         net (fo=1, routed)           0.724    23.617    keyboard0/cursor[13]_i_19_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.741 f  keyboard0/cursor[13]_i_14/O
                         net (fo=1, routed)           0.868    24.609    keyboard0/cursor[13]_i_14_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    24.733 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.800    25.533    keyboard0/cursor[13]_i_9_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    25.657 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    25.657    keyboard0_n_35
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.434    98.439    clk_cpu
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.029    98.866    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -25.657    
  -------------------------------------------------------------------
                         slack                                 73.209    

Slack (MET) :             73.231ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.636ns  (logic 8.299ns (31.157%)  route 18.337ns (68.843%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.396    23.285    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.409 r  cursor[8]_i_10/O
                         net (fo=1, routed)           0.161    23.570    keyboard0/cursor_reg[10]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.694 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.937    24.630    keyboard0/cursor[8]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.754 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.799    25.554    ram0/state_reg[0]_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.678 r  ram0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    25.678    ram0_n_121
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.165    98.876    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.032    98.908    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                 73.231    

Slack (MET) :             73.236ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.607ns  (logic 8.299ns (31.191%)  route 18.308ns (68.809%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.676    22.565    keyboard0/cursor_reg[3]_3
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.689 f  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.941    23.629    keyboard0/cursor[3]_i_7_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    23.753 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.857    24.610    keyboard0/cursor[3]_i_4_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.124    24.734 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.790    25.524    keyboard0/cursor[3]_i_2_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.648 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    25.648    keyboard0_n_43
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031    98.884    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 73.236    

Slack (MET) :             73.239ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.601ns  (logic 8.423ns (31.664%)  route 18.178ns (68.336%))
  Logic Levels:           32  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.263    23.151    keyboard0/cursor_reg[3]_3
    SLICE_X34Y20         LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  keyboard0/cursor[10]_i_18/O
                         net (fo=1, routed)           0.808    24.084    keyboard0/cursor[10]_i_18_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.208 r  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.461    24.668    keyboard0/cursor[10]_i_14_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    24.792 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.159    24.951    keyboard0/cursor[10]_i_5_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.075 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.444    25.519    keyboard0/cursor[10]_i_2_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.643 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    25.643    keyboard0_n_38
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.029    98.882    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                 73.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.552    -0.629    keyboard0/clk_cpu
    SLICE_X34Y28         FDRE                                         r  keyboard0/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  keyboard0/ascii_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.355    keyboard0/ascii_reg_n_0_[3]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.557    keyboard0/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X32Y29         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.159    -0.328    keyboard0/ascii_reg_n_0_[5]
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.819    -0.871    keyboard0/clk_cpu
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.066    -0.549    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.882%)  route 0.173ns (55.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y28         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.173    -0.314    keyboard0/ascii_reg_n_0_[6]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.052    -0.545    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.681%)  route 0.174ns (48.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X43Y20         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.174    -0.312    ram0/pc_reg[16]_0[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.267 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram_addr[5]
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.823    -0.867    clk_cpu
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.274    -0.592    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.092    -0.500    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.947%)  route 0.202ns (52.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.202    -0.282    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  keyboard0/ps2_keyboard_0/control_l_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0_n_17
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/C
                         clock pessimism              0.274    -0.593    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.473    keyboard0/control_l_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.370%)  route 0.200ns (58.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y27         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.200    -0.288    keyboard0/ascii_reg_n_0_[0]
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.816    -0.874    keyboard0/clk_cpu
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.070    -0.529    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.353%)  route 0.163ns (46.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X49Y18         FDRE                                         r  pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  pc_reg[8]/Q
                         net (fo=9, routed)           0.163    -0.319    ram0/pc_reg[16]_0[5]
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  ram0/ram_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram_addr[8]
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.827    -0.863    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.092    -0.517    ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.294    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.497    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.043    -0.237 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131    -0.488    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.247%)  route 0.216ns (53.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.216    -0.268    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.223 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    keyboard0/ps2_keyboard_0_n_10
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.820    -0.870    keyboard0/clk_cpu
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.475    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y13     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y14     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y14     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y13     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y18     pc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y18     length_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y18     length_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y18     length_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y18     length_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y6      op1_type_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y14     abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y14     abbreviations_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.902ns (23.530%)  route 6.181ns (76.470%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.776     2.159    vga0/h_count[10]_i_1_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.124     2.283 r  vga0/v_count[0]_i_1/O
                         net (fo=141, routed)         1.175     3.458    vga0/v_count[0]_i_1_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.582 f  vga0/g10_b5/O
                         net (fo=1, routed)           0.776     4.358    vga0/g10_b5_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.482 f  vga0/vgaRed[0]_i_53/O
                         net (fo=1, routed)           0.761     5.243    vga0/vgaRed[0]_i_53_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.367 f  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.567     5.934    vga0/vgaRed[0]_i_20_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.058    vga0/vgaRed[0]_i_7_n_0
    SLICE_X39Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     6.275 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.569     6.845    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I1_O)        0.299     7.144 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.144    vga0/vgaRed[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.114     8.162    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)        0.029     8.191    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.146ns (43.917%)  route 4.018ns (56.083%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.306 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.306    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.640 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.587     4.227    vga0/v_count_reg[6]_0[2]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.928 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.928    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.749     5.899    vga0/fbOutAddr0[13]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     6.224 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.224    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.241    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.776ns (40.393%)  route 4.097ns (59.607%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.981 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.646     5.627    vga0/fbOutAddr0[12]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.306     5.933 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.933    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.197    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.704ns (39.758%)  route 4.097ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.890 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.647     5.537    vga0/fbOutAddr0[9]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     5.862 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.862    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.241    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.794ns (41.978%)  route 3.862ns (58.022%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.002 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.411     5.413    vga0/fbOutAddr0[10]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.029     8.195    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.698ns (40.574%)  route 3.952ns (59.426%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.907 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.501     5.408    vga0/fbOutAddr0[11]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.302     5.710 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.710    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.197    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.112ns (31.904%)  route 4.508ns (68.096%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.685 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.346    vga0/fbOutAddr0[8]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.334     5.680 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.680    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.075     8.241    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.020ns (31.750%)  route 4.342ns (68.250%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.625 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.121    vga0/fbOutAddr0[7]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.302     5.423 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.423    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.029     8.195    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.668ns (28.130%)  route 4.262ns (71.870%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.272 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.415     4.687    vga0/fbOutAddr0[6]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.303     4.990 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.990    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.114     8.166    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.031     8.197    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.014ns (19.085%)  route 4.299ns (80.915%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.503     2.886    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124     3.010 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.519     3.530    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124     3.654 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.720     4.374    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205     7.960    vga0/fbOutAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  3.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.175%)  route 0.216ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.271    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.268    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.535%)  route 0.267ns (65.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.267    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.413%)  route 0.281ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y4          FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.281    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X51Y1          FDRE                                         r  vga0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/h_count_reg[8]/Q
                         net (fo=10, routed)          0.135    -0.339    vga0/h_count_reg_n_0_[8]
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    vga0/h_count[10]_i_2_n_0
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.838    -0.852    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.250    -0.601    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.120    -0.481    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X47Y1          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.333    vga0/v_count_reg_n_0_[4]
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/v_count[5]_i_2_n_0
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.092    -0.508    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.987%)  route 0.172ns (48.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X47Y4          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.172    -0.305    vga0/h_count_reg_n_0_[1]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.260    vga0/char[4]_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.483    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.316    vga0/char[7]
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.271    vga0/char[7]_i_2_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.496    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.103    -0.365    vga0/v_count_reg_n_0_[10]
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.098    -0.267 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga0/vSync_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.238    -0.616    
    SLICE_X46Y1          FDRE (Hold_fdre_C_D)         0.120    -0.496    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.403%)  route 0.163ns (53.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.070    -0.545    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108M_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y3      vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y3      vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y4      vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y4      vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X46Y4      vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y3      vga0/fbOutAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y4      vga0/fbOutAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y3      vga0/fbOutAddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y3      vga0/fbOutAddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y1      vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y3      vga0/char_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y3      vga0/char_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y4      vga0/char_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y3      vga0/char_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y4      vga0/char_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y4      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y4      vga0/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.641ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.463%)  route 0.668ns (53.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.668     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.142    48.911    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)        0.031    48.942    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.942    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.641    

Slack (MET) :             48.734ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.712ns (59.382%)  route 0.487ns (40.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.487    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.142    48.911    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.075    48.986    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.986    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.734    

Slack (MET) :             48.802ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.139 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.139    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.142    48.911    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    48.940    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.940    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                 48.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091    -0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.230ns (56.232%)  route 0.179ns (43.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.179    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.102    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107    -0.511    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.092    -0.526    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2cpu_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X1Y0      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y1      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X47Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 1.272ns (11.631%)  route 9.665ns (88.369%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.671     9.857    ram0/douta[5]
    SLICE_X47Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.981 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     9.981    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.445    15.117    ram0/CLK
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.123    15.477    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    15.508    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 1.153ns (10.778%)  route 9.545ns (89.222%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.786     9.742    ram0/douta[1]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.081    15.401    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 1.277ns (11.964%)  route 9.397ns (88.036%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.638     9.594    ram0/douta[1]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.718 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     9.718    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.123    15.478    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.032    15.510    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 1.148ns (10.876%)  route 9.407ns (89.124%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.413     9.599    ram0/douta[5]
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.058    15.424    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 1.311ns (12.662%)  route 9.043ns (87.338%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.757     9.274    ram0/douta[4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.398 r  ram0/tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     9.398    ram0/tmp[12]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.123    15.478    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.031    15.509    ram0/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 1.187ns (11.658%)  route 8.995ns (88.342%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.709     9.226    ram0/douta[4]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.123    15.482    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.061    15.421    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 1.181ns (11.685%)  route 8.926ns (88.315%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.282     3.844    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.968    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I0_O)      0.241     4.209 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.840     7.049    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298     7.347 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.804     9.151    ram0/douta[6]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.123    15.481    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.105    15.376    ram0/dat_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 1.305ns (12.711%)  route 8.962ns (87.289%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.819     9.187    ram0/douta[7]
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     9.311    ram0/tmp[15]_i_1_n_0
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.123    15.481    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.081    15.562    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 1.277ns (12.764%)  route 8.728ns (87.236%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.308     3.870    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.994    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I1_O)      0.214     4.208 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.537     6.745    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.297     7.042 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.883     8.925    ram0/douta[3]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.049 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     9.049    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.123    15.478    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.029    15.507    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 1.181ns (12.099%)  route 8.580ns (87.901%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.437     8.805    ram0/douta[7]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.123    15.481    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.103    15.378    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.731%)  route 0.627ns (79.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X42Y14         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.627     0.169    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.323    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.027    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.939%)  route 0.147ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y15         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.147    -0.333    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.070    -0.536    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.230%)  route 0.163ns (46.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.163    -0.317    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.272 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092    -0.495    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.078%)  route 0.164ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.164    -0.316    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.496    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.061    -0.564    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.885%)  route 0.365ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[3]/Q
                         net (fo=32, routed)          0.365    -0.119    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.776%)  route 0.367ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.367    -0.117    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.326%)  route 0.375ns (72.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.375    -0.109    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.369    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[11]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.091    -0.528    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.170    -0.308    ram0/tmp_reg_n_0_[9]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.092    -0.527    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk6cpu_ClockDivider_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y10     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y13     ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X2Y5      ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21     ram0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21     ram0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y7      ram0/dat_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y10     ram0/dat_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y10     ram0/dat_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y10     ram0/dat_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y10     ram0/dat_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X48Y7      ram0/dat_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y14     ram0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y13     ram0/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y11     ram0/dat_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X44Y19     ram0/ram_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y13     ram0/ram_dat_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y13     ram0/ram_dat_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       72.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.413ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 8.299ns (30.248%)  route 19.137ns (69.752%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.545    23.434    cursor[12]_i_13_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.558 r  cursor[9]_i_15/O
                         net (fo=1, routed)           0.717    24.275    keyboard0/cursor_reg[10]_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  keyboard0/cursor[9]_i_7/O
                         net (fo=1, routed)           1.166    25.565    keyboard0/cursor[9]_i_7_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.689 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.665    26.354    ram0/state_reg[0]_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.478 r  ram0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.478    ram0_n_120
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.435    98.440    clk_cpu
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.578    99.017    
                         clock uncertainty           -0.156    98.862    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.029    98.891    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                         -26.478    
  -------------------------------------------------------------------
                         slack                                 72.413    

Slack (MET) :             72.428ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 8.299ns (30.260%)  route 19.127ns (69.740%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.171    26.344    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.468    keyboard0_n_44
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.156    98.867    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.029    98.896    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.896    
                         arrival time                         -26.468    
  -------------------------------------------------------------------
                         slack                                 72.428    

Slack (MET) :             72.428ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.428ns  (logic 8.299ns (30.257%)  route 19.129ns (69.743%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.173    26.346    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.470 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.470    keyboard0_n_57
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.156    98.867    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.031    98.898    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.898    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                 72.428    

Slack (MET) :             73.117ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.785ns  (logic 8.299ns (30.984%)  route 18.486ns (69.016%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.530    25.702    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.826 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    25.826    keyboard0_n_58
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.156    98.867    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.077    98.944    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.944    
                         arrival time                         -25.826    
  -------------------------------------------------------------------
                         slack                                 73.117    

Slack (MET) :             73.124ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.782ns  (logic 8.299ns (30.987%)  route 18.483ns (69.013%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.527    25.699    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.823 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    25.823    keyboard0_n_59
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.156    98.867    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    98.948    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.948    
                         arrival time                         -25.823    
  -------------------------------------------------------------------
                         slack                                 73.124    

Slack (MET) :             73.175ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.701ns  (logic 8.299ns (31.082%)  route 18.402ns (68.918%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.975    23.863    keyboard0/cursor_reg[3]_3
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.987 r  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.282    24.269    keyboard0/cursor[5]_i_8_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.393 r  keyboard0/cursor[5]_i_4/O
                         net (fo=1, routed)           0.600    24.994    keyboard0/cursor[5]_i_4_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    25.118 r  keyboard0/cursor[5]_i_2/O
                         net (fo=1, routed)           0.501    25.618    keyboard0/cursor[5]_i_2_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.742 r  keyboard0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    25.742    keyboard0_n_41
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.156    98.886    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.031    98.917    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.917    
                         arrival time                         -25.742    
  -------------------------------------------------------------------
                         slack                                 73.175    

Slack (MET) :             73.219ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.615ns  (logic 8.299ns (31.181%)  route 18.316ns (68.819%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.880    22.769    keyboard0/cursor_reg[3]_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.893 f  keyboard0/cursor[13]_i_19/O
                         net (fo=1, routed)           0.724    23.617    keyboard0/cursor[13]_i_19_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.741 f  keyboard0/cursor[13]_i_14/O
                         net (fo=1, routed)           0.868    24.609    keyboard0/cursor[13]_i_14_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    24.733 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.800    25.533    keyboard0/cursor[13]_i_9_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    25.657 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    25.657    keyboard0_n_35
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.434    98.439    clk_cpu
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.156    98.847    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.029    98.876    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -25.657    
  -------------------------------------------------------------------
                         slack                                 73.219    

Slack (MET) :             73.240ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.636ns  (logic 8.299ns (31.157%)  route 18.337ns (68.843%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.396    23.285    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.409 r  cursor[8]_i_10/O
                         net (fo=1, routed)           0.161    23.570    keyboard0/cursor_reg[10]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.694 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.937    24.630    keyboard0/cursor[8]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.754 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.799    25.554    ram0/state_reg[0]_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.678 r  ram0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    25.678    ram0_n_121
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.156    98.886    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.032    98.918    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.918    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                 73.240    

Slack (MET) :             73.246ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.607ns  (logic 8.299ns (31.191%)  route 18.308ns (68.809%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.676    22.565    keyboard0/cursor_reg[3]_3
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.689 f  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.941    23.629    keyboard0/cursor[3]_i_7_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    23.753 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.857    24.610    keyboard0/cursor[3]_i_4_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.124    24.734 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.790    25.524    keyboard0/cursor[3]_i_2_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.648 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    25.648    keyboard0_n_43
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.156    98.863    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031    98.894    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 73.246    

Slack (MET) :             73.249ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.601ns  (logic 8.423ns (31.664%)  route 18.178ns (68.336%))
  Logic Levels:           32  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.263    23.151    keyboard0/cursor_reg[3]_3
    SLICE_X34Y20         LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  keyboard0/cursor[10]_i_18/O
                         net (fo=1, routed)           0.808    24.084    keyboard0/cursor[10]_i_18_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.208 r  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.461    24.668    keyboard0/cursor[10]_i_14_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    24.792 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.159    24.951    keyboard0/cursor[10]_i_5_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.075 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.444    25.519    keyboard0/cursor[10]_i_2_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.643 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    25.643    keyboard0_n_38
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.156    98.863    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.029    98.892    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.892    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                 73.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.552    -0.629    keyboard0/clk_cpu
    SLICE_X34Y28         FDRE                                         r  keyboard0/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  keyboard0/ascii_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.355    keyboard0/ascii_reg_n_0_[3]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/C
                         clock pessimism              0.255    -0.616    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.557    keyboard0/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X32Y29         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.159    -0.328    keyboard0/ascii_reg_n_0_[5]
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.819    -0.871    keyboard0/clk_cpu
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.066    -0.549    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.882%)  route 0.173ns (55.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y28         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.173    -0.314    keyboard0/ascii_reg_n_0_[6]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.274    -0.597    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.052    -0.545    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.681%)  route 0.174ns (48.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X43Y20         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.174    -0.312    ram0/pc_reg[16]_0[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.267 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram_addr[5]
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.823    -0.867    clk_cpu
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.274    -0.592    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.092    -0.500    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.947%)  route 0.202ns (52.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.202    -0.282    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  keyboard0/ps2_keyboard_0/control_l_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0_n_17
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/C
                         clock pessimism              0.274    -0.593    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.473    keyboard0/control_l_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.370%)  route 0.200ns (58.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y27         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.200    -0.288    keyboard0/ascii_reg_n_0_[0]
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.816    -0.874    keyboard0/clk_cpu
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.070    -0.529    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.353%)  route 0.163ns (46.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X49Y18         FDRE                                         r  pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  pc_reg[8]/Q
                         net (fo=9, routed)           0.163    -0.319    ram0/pc_reg[16]_0[5]
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  ram0/ram_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram_addr[8]
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.827    -0.863    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.092    -0.517    ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.294    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.497    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.043    -0.237 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131    -0.488    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.247%)  route 0.216ns (53.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.216    -0.268    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.223 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    keyboard0/ps2_keyboard_0_n_10
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.820    -0.870    keyboard0/clk_cpu
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.274    -0.595    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.475    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y13     abbreviations_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y14     abbreviations_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y14     abbreviations_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y13     abbreviations_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y13     abbreviations_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y18     pc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y18     length_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y18     length_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y18     length_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y18     length_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y13     abbreviations_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y6      op1_type_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y14     abbreviations_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y14     abbreviations_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y13     abbreviations_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y14     abbreviations_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider_1
  To Clock:  clk108M_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.902ns (23.530%)  route 6.181ns (76.470%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.776     2.159    vga0/h_count[10]_i_1_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.124     2.283 r  vga0/v_count[0]_i_1/O
                         net (fo=141, routed)         1.175     3.458    vga0/v_count[0]_i_1_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.582 f  vga0/g10_b5/O
                         net (fo=1, routed)           0.776     4.358    vga0/g10_b5_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.482 f  vga0/vgaRed[0]_i_53/O
                         net (fo=1, routed)           0.761     5.243    vga0/vgaRed[0]_i_53_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.367 f  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.567     5.934    vga0/vgaRed[0]_i_20_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.058    vga0/vgaRed[0]_i_7_n_0
    SLICE_X39Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     6.275 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.569     6.845    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I1_O)        0.299     7.144 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.144    vga0/vgaRed[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)        0.029     8.189    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.146ns (43.917%)  route 4.018ns (56.083%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.306 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.306    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.640 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.587     4.227    vga0/v_count_reg[6]_0[2]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.928 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.928    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.749     5.899    vga0/fbOutAddr0[13]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     6.224 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.224    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.776ns (40.393%)  route 4.097ns (59.607%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.981 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.646     5.627    vga0/fbOutAddr0[12]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.306     5.933 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.933    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.704ns (39.758%)  route 4.097ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.890 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.647     5.537    vga0/fbOutAddr0[9]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     5.862 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.862    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.794ns (41.978%)  route 3.862ns (58.022%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.002 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.411     5.413    vga0/fbOutAddr0[10]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.029     8.193    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.698ns (40.574%)  route 3.952ns (59.426%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.907 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.501     5.408    vga0/fbOutAddr0[11]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.302     5.710 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.710    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.112ns (31.904%)  route 4.508ns (68.096%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.685 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.346    vga0/fbOutAddr0[8]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.334     5.680 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.680    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.020ns (31.750%)  route 4.342ns (68.250%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.625 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.121    vga0/fbOutAddr0[7]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.302     5.423 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.423    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.029     8.193    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.668ns (28.130%)  route 4.262ns (71.870%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.272 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.415     4.687    vga0/fbOutAddr0[6]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.303     4.990 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.990    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider rise@9.259ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.014ns (19.085%)  route 4.299ns (80.915%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.503     2.886    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124     3.010 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.519     3.530    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124     3.654 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.720     4.374    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/fbOutAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.175%)  route 0.216ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.271    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.116    -0.440    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.268    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.535%)  route 0.267ns (65.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.267    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.413%)  route 0.281ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y4          FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.281    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X51Y1          FDRE                                         r  vga0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/h_count_reg[8]/Q
                         net (fo=10, routed)          0.135    -0.339    vga0/h_count_reg_n_0_[8]
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    vga0/h_count[10]_i_2_n_0
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.838    -0.852    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.116    -0.485    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.120    -0.365    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X47Y1          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.333    vga0/v_count_reg_n_0_[4]
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/v_count[5]_i_2_n_0
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.116    -0.484    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.092    -0.392    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.987%)  route 0.172ns (48.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X47Y4          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.172    -0.305    vga0/h_count_reg_n_0_[1]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.260    vga0/char[4]_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.116    -0.488    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.367    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.316    vga0/char[7]
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.271    vga0/char[7]_i_2_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.116    -0.501    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.380    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.103    -0.365    vga0/v_count_reg_n_0_[10]
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.098    -0.267 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga0/vSync_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.116    -0.500    
    SLICE_X46Y1          FDRE (Hold_fdre_C_D)         0.120    -0.380    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider rise@0.000ns - clk108M_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.403%)  route 0.163ns (53.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.070    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       44.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.880ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.456ns (11.575%)  route 3.484ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.484     2.994    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 44.880    

Slack (MET) :             45.146ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.456ns (12.405%)  route 3.220ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.220     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.146    

Slack (MET) :             45.286ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.580ns (15.142%)  route 3.250ns (84.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.870     1.378    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.381     2.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                 45.286    

Slack (MET) :             45.340ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.092%)  route 3.027ns (86.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.027     2.535    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 45.340    

Slack (MET) :             45.370ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.220%)  route 2.993ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.993     2.504    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 45.370    

Slack (MET) :             45.393ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.602%)  route 3.138ns (84.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X40Y9          FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           1.684     1.192    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     1.316 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.454     2.770    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.489    48.493    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.892    
                         clock uncertainty           -0.285    48.606    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.163    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.163    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                 45.393    

Slack (MET) :             45.456ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.580ns (15.850%)  route 3.079ns (84.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.645     1.153    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.124     1.277 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.435     2.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 45.456    

Slack (MET) :             45.536ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.518ns (15.790%)  route 2.763ns (84.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.763     2.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 45.536    

Slack (MET) :             45.547ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.518ns (15.848%)  route 2.751ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.751     2.326    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 45.547    

Slack (MET) :             45.629ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.456ns (14.281%)  route 2.737ns (85.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.737     2.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                 45.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.404%)  route 0.778ns (82.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.778     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.625%)  route 0.822ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.822     0.367    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.168%)  route 0.656ns (75.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.656     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.245 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     0.075    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.181%)  route 0.850ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.850     0.394    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.828%)  route 0.879ns (86.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X40Y7          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.879     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.185ns (20.563%)  route 0.715ns (79.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.715     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.044     0.280 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107     0.091    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.979%)  route 0.862ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.862     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.299%)  route 1.005ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.005     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.141ns (12.329%)  route 1.003ns (87.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.565    -0.616    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.003     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.141ns (12.230%)  route 1.012ns (87.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.012     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       48.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.633ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.463%)  route 0.668ns (53.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.668     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)        0.031    48.935    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.935    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.633    

Slack (MET) :             48.726ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.712ns (59.382%)  route 0.487ns (40.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.487    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.075    48.979    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.979    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.726    

Slack (MET) :             48.794ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.139 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.139    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    48.933    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                 48.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.150    -0.469    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091    -0.378    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.230ns (56.232%)  route 0.179ns (43.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.179    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.102    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.150    -0.469    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107    -0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.150    -0.469    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.092    -0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       44.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.890ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.456ns (11.575%)  route 3.484ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.484     2.994    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 44.890    

Slack (MET) :             45.155ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.456ns (12.405%)  route 3.220ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.220     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.155    

Slack (MET) :             45.295ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.580ns (15.142%)  route 3.250ns (84.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.870     1.378    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.381     2.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.178    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                 45.295    

Slack (MET) :             45.349ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.092%)  route 3.027ns (86.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.027     2.535    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 45.349    

Slack (MET) :             45.379ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.220%)  route 2.993ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.993     2.504    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 45.379    

Slack (MET) :             45.403ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.602%)  route 3.138ns (84.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X40Y9          FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           1.684     1.192    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     1.316 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.454     2.770    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.489    48.493    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.892    
                         clock uncertainty           -0.276    48.616    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                 45.403    

Slack (MET) :             45.465ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.580ns (15.850%)  route 3.079ns (84.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.645     1.153    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.124     1.277 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.435     2.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.177    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 45.465    

Slack (MET) :             45.546ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.518ns (15.790%)  route 2.763ns (84.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.763     2.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 45.546    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.518ns (15.848%)  route 2.751ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.751     2.326    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.638ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.456ns (14.281%)  route 2.737ns (85.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.737     2.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                 45.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.404%)  route 0.778ns (82.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.778     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.625%)  route 0.822ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.822     0.367    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.168%)  route 0.656ns (75.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.656     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.245 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     0.065    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.181%)  route 0.850ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.850     0.394    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.828%)  route 0.879ns (86.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X40Y7          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.879     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.185ns (20.563%)  route 0.715ns (79.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.715     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.044     0.280 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107     0.081    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.979%)  route 0.862ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.862     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.299%)  route 1.005ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.005     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.141ns (12.329%)  route 1.003ns (87.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.565    -0.616    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.003     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.141ns (12.230%)  route 1.012ns (87.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.012     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.977ns (39.333%)  route 3.049ns (60.667%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.518 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.249     3.767    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.303     4.070 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.081    15.300    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.274ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.767ns (35.838%)  route 3.163ns (64.162%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.309 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.363     3.672    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.974 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.974    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.029    15.248    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 11.274    

Slack (MET) :             11.410ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.749ns (36.454%)  route 3.049ns (63.546%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.290 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.249     3.538    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.841 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.841    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.285    15.221    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.031    15.252    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 11.410    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.845ns (39.113%)  route 2.872ns (60.887%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.383 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.072     3.455    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.761 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.761    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.250    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.861ns (40.163%)  route 2.773ns (59.837%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.973     3.378    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.677 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.677    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.077    15.296    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.633ns (36.065%)  route 2.895ns (63.935%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.178 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.095     3.272    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.299     3.571 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.571    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.285    15.221    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.029    15.250    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 11.678    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.959ns (44.057%)  route 2.488ns (55.943%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.497 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.687     3.184    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.490 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.490    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.032    15.251    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.881ns (43.466%)  route 2.446ns (56.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.423 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.646     3.069    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.371 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.371    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.250    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.910ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.731ns (40.253%)  route 2.569ns (59.747%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.269 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.769     3.038    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.344 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.032    15.254    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             11.916ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.307ns (30.453%)  route 2.985ns (69.547%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.848 r  ram0/ram_addr_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.185     3.032    ram0/ram_addr_reg[4]_i_2_n_6
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.335 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    15.252    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                 11.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.167%)  route 0.617ns (76.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.617     0.135    ram0/flags1_reg[15]_0[8]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.180    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.694%)  route 0.671ns (78.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.671     0.192    ram0/flags1_reg[15]_0[0]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.121     0.100    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.381%)  route 0.645ns (77.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.645     0.163    ram0/ram_addr_reg[16]_1[7]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.208 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.208    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.350%)  route 0.646ns (77.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X45Y17         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.646     0.164    ram0/ram_addr_reg[16]_1[2]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.091     0.067    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.382ns (45.441%)  route 0.459ns (54.559%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X46Y21         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.237    -0.226    ram0/ram_addr_reg[16]_1[16]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.118 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.221     0.103    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.110     0.213 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.213    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.869    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X44Y22         FDRE (Hold_fdre_C_D)         0.092     0.064    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.661     0.182    ram0/flags1_reg[15]_0[2]
    SLICE_X43Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.227 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.227    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091     0.070    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 flags1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.905%)  route 0.663ns (78.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y13         FDRE                                         r  flags1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  flags1_reg[14]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/flags1_reg[15]_0[11]
    SLICE_X43Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  ram0/ram_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_dat_in[6]_i_1_n_0
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.668     0.186    ram0/ram_addr_reg[16]_1[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 flags1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.518%)  route 0.721ns (79.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[9]/Q
                         net (fo=2, routed)           0.721     0.239    ram0/flags1_reg[15]_0[6]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  ram0/ram_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ram0/ram_dat_in[1]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.120     0.099    ram0/ram_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.113%)  route 0.695ns (78.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X43Y10         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[15]/Q
                         net (fo=3, routed)           0.695     0.216    ram0/flags1_reg[15]_0[12]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.261 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.261    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        5.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 1.272ns (11.631%)  route 9.665ns (88.369%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.671     9.857    ram0/douta[5]
    SLICE_X47Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.981 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     9.981    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.445    15.117    ram0/CLK
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.125    15.475    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    15.506    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 1.153ns (10.778%)  route 9.545ns (89.222%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.786     9.742    ram0/douta[1]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.081    15.399    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 1.277ns (11.964%)  route 9.397ns (88.036%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.638     9.594    ram0/douta[1]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.718 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     9.718    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.032    15.508    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 1.148ns (10.876%)  route 9.407ns (89.124%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.413     9.599    ram0/douta[5]
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.058    15.422    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 1.311ns (12.662%)  route 9.043ns (87.338%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.757     9.274    ram0/douta[4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.398 r  ram0/tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     9.398    ram0/tmp[12]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.031    15.507    ram0/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 1.187ns (11.658%)  route 8.995ns (88.342%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.709     9.226    ram0/douta[4]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.061    15.419    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 1.181ns (11.685%)  route 8.926ns (88.315%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.282     3.844    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.968    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I0_O)      0.241     4.209 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.840     7.049    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298     7.347 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.804     9.151    ram0/douta[6]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.105    15.374    ram0/dat_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 1.305ns (12.711%)  route 8.962ns (87.289%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.819     9.187    ram0/douta[7]
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     9.311    ram0/tmp[15]_i_1_n_0
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.081    15.560    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 1.277ns (12.764%)  route 8.728ns (87.236%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.308     3.870    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.994    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I1_O)      0.214     4.208 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.537     6.745    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.297     7.042 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.883     8.925    ram0/douta[3]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.049 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     9.049    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.029    15.505    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 1.181ns (12.099%)  route 8.580ns (87.901%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.437     8.805    ram0/douta[7]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.103    15.376    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.731%)  route 0.627ns (79.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X42Y14         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.627     0.169    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.125    -0.198    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.098    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.939%)  route 0.147ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y15         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.147    -0.333    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.125    -0.481    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.070    -0.411    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.230%)  route 0.163ns (46.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.163    -0.317    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.272 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.125    -0.462    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092    -0.370    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.078%)  route 0.164ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.164    -0.316    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.125    -0.462    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.371    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.061    -0.439    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.885%)  route 0.365ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[3]/Q
                         net (fo=32, routed)          0.365    -0.119    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.125    -0.427    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.244    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.776%)  route 0.367ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.367    -0.117    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.125    -0.427    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.244    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.326%)  route 0.375ns (72.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.375    -0.109    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.125    -0.427    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.244    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[11]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.125    -0.494    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.091    -0.403    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.170    -0.308    ram0/tmp_reg_n_0_[9]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.125    -0.494    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.092    -0.402    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       11.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.239ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.977ns (39.333%)  route 3.049ns (60.667%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.518 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.249     3.767    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.303     4.070 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.081    15.309    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 11.239    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.767ns (35.838%)  route 3.163ns (64.162%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.309 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.363     3.672    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.974 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.974    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.029    15.257    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.749ns (36.454%)  route 3.049ns (63.546%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.290 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.249     3.538    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.841 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.841    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.276    15.230    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.031    15.261    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 11.420    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.845ns (39.113%)  route 2.872ns (60.887%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.383 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.072     3.455    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.761 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.761    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.628ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.861ns (40.163%)  route 2.773ns (59.837%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.973     3.378    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.677 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.677    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.077    15.305    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                 11.628    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.633ns (36.065%)  route 2.895ns (63.935%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.178 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.095     3.272    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.299     3.571 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.571    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.276    15.230    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.029    15.259    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.770ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.959ns (44.057%)  route 2.488ns (55.943%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.497 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.687     3.184    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.490 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.490    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.032    15.260    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                 11.770    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.881ns (43.466%)  route 2.446ns (56.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.423 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.646     3.069    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.371 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.371    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.919ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.731ns (40.253%)  route 2.569ns (59.747%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.269 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.769     3.038    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.344 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.032    15.263    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 11.919    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.307ns (30.453%)  route 2.985ns (69.547%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.848 r  ram0/ram_addr_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.185     3.032    ram0/ram_addr_reg[4]_i_2_n_6
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.335 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    15.261    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                 11.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.167%)  route 0.617ns (76.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.617     0.135    ram0/flags1_reg[15]_0[8]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.180    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.694%)  route 0.671ns (78.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.671     0.192    ram0/flags1_reg[15]_0[0]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.121     0.090    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.381%)  route 0.645ns (77.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.645     0.163    ram0/ram_addr_reg[16]_1[7]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.208 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.208    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.057    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.350%)  route 0.646ns (77.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X45Y17         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.646     0.164    ram0/ram_addr_reg[16]_1[2]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.091     0.057    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.382ns (45.441%)  route 0.459ns (54.559%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X46Y21         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.237    -0.226    ram0/ram_addr_reg[16]_1[16]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.118 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.221     0.103    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.110     0.213 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.213    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.869    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X44Y22         FDRE (Hold_fdre_C_D)         0.092     0.054    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.661     0.182    ram0/flags1_reg[15]_0[2]
    SLICE_X43Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.227 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.227    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091     0.060    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 flags1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.905%)  route 0.663ns (78.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y13         FDRE                                         r  flags1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  flags1_reg[14]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/flags1_reg[15]_0[11]
    SLICE_X43Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  ram0/ram_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_dat_in[6]_i_1_n_0
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.668     0.186    ram0/ram_addr_reg[16]_1[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.057    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 flags1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.518%)  route 0.721ns (79.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[9]/Q
                         net (fo=2, routed)           0.721     0.239    ram0/flags1_reg[15]_0[6]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  ram0/ram_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ram0/ram_dat_in[1]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.120     0.089    ram0/ram_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.113%)  route 0.695ns (78.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X43Y10         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[15]/Q
                         net (fo=3, routed)           0.695     0.216    ram0/flags1_reg[15]_0[12]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.261 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.261    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       43.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.080ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.412ns  (logic 2.826ns (44.076%)  route 3.586ns (55.924%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.166    52.720    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.844 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.271    54.115    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.124    54.239 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.149    55.388    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    55.512 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.512    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -55.512    
  -------------------------------------------------------------------
                         slack                                 43.080    

Slack (MET) :             43.593ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.906ns  (logic 2.826ns (47.850%)  route 3.080ns (52.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.137    52.687    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    52.811 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.971    53.782    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.906 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.972    54.878    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.002 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.002    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -55.002    
  -------------------------------------------------------------------
                         slack                                 43.593    

Slack (MET) :             43.612ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.880ns  (logic 2.826ns (48.057%)  route 3.054ns (51.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.588    53.143    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.267 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.300    53.567    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.691 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.166    54.857    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.981 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    54.981    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.285    98.564    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 43.612    

Slack (MET) :             43.619ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.874ns  (logic 2.826ns (48.106%)  route 3.048ns (51.894%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.211    52.766    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    52.890 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.881    53.771    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.895 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.957    54.851    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    54.975 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    54.975    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -54.975    
  -------------------------------------------------------------------
                         slack                                 43.619    

Slack (MET) :             43.760ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.736ns  (logic 2.826ns (49.264%)  route 2.910ns (50.736%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.161    52.711    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I4_O)        0.124    52.835 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.863    53.698    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.822 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.887    54.708    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.832 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    54.832    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -54.832    
  -------------------------------------------------------------------
                         slack                                 43.760    

Slack (MET) :             43.832ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.713ns  (logic 2.826ns (49.469%)  route 2.887ns (50.531%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.298    52.852    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.976 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.765    53.741    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.124    53.865 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.823    54.689    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.124    54.813 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    54.813    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.285    98.568    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.645    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -54.813    
  -------------------------------------------------------------------
                         slack                                 43.832    

Slack (MET) :             44.054ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.474ns  (logic 2.914ns (53.229%)  route 2.560ns (46.771%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.353    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.207    54.239    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.363 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000    54.363    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    54.575 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    54.575    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.629    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.629    
                         arrival time                         -54.575    
  -------------------------------------------------------------------
                         slack                                 44.054    

Slack (MET) :             44.539ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        4.956ns  (logic 2.702ns (54.517%)  route 2.254ns (45.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 98.454 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.223    52.778    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.902 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.031    53.933    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    54.057 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.057    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.449    98.454    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.852    
                         clock uncertainty           -0.285    98.567    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.029    98.596    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -54.057    
  -------------------------------------------------------------------
                         slack                                 44.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.319%)  route 0.760ns (76.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.394    -0.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.365     0.327    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.372    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.091     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.276ns (26.261%)  route 0.775ns (73.739%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.246    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.111    -0.090    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.045 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.432     0.388    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.433 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.433    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.285    -0.018    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.091     0.073    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.293ns (25.860%)  route 0.840ns (74.140%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.391    -0.086    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.041 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.449     0.408    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.453 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000     0.453    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     0.515 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.515    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     0.088    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.276ns (22.987%)  route 0.925ns (77.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.407    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.025 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.228     0.203    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.289     0.537    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.582 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.582    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X52Y10         FDRE (Hold_fdre_C_D)         0.120     0.106    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.276ns (20.692%)  route 1.058ns (79.308%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.389    -0.088    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.043 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.326     0.283    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.328 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.343     0.671    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.716 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.716    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.091     0.075    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.317ns (23.445%)  route 1.035ns (76.555%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.421    -0.069    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.030 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.285     0.315    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.360 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.329     0.689    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.734    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.317ns (23.069%)  route 1.057ns (76.931%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.420    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.293     0.322    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.367 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.344     0.711    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.756 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.756    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.091     0.074    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.276ns (17.734%)  route 1.280ns (82.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.411    -0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.022 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.469     0.447    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.045     0.492 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.401     0.893    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.706ns  (logic 6.469ns (41.187%)  route 9.237ns (58.813%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 82.390 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.568    82.390    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456    82.846 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.925    83.771    ram0/Q[9]
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.124    83.895 r  ram0/fb_a_dat_in[3]_i_639/O
                         net (fo=1, routed)           0.000    83.895    ram0/fb_a_dat_in[3]_i_639_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.408 r  ram0/fb_a_dat_in_reg[3]_i_590/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[3]_i_590_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.723 r  ram0/fb_a_dat_in_reg[3]_i_514/O[3]
                         net (fo=12, routed)          1.156    85.878    ram0_n_42
    SLICE_X45Y12         LUT4 (Prop_lut4_I0_O)        0.307    86.185 r  fb_a_dat_in[3]_i_520/O
                         net (fo=1, routed)           0.000    86.185    fb_a_dat_in[3]_i_520_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.825 r  fb_a_dat_in_reg[3]_i_421/O[3]
                         net (fo=3, routed)           0.591    87.416    fb_a_dat_in_reg[3]_i_421_n_4
    SLICE_X45Y11         LUT4 (Prop_lut4_I2_O)        0.306    87.722 r  fb_a_dat_in[3]_i_512/O
                         net (fo=1, routed)           0.000    87.722    fb_a_dat_in[3]_i_512_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.302 r  fb_a_dat_in_reg[3]_i_416/O[2]
                         net (fo=1, routed)           0.425    88.728    ram0/dat_r_reg[15]_1[2]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.302    89.030 r  ram0/fb_a_dat_in[3]_i_355/O
                         net (fo=1, routed)           0.000    89.030    ram0/fb_a_dat_in[3]_i_355_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.610 r  ram0/fb_a_dat_in_reg[3]_i_262/O[2]
                         net (fo=14, routed)          0.476    90.085    ram0_n_57
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.302    90.387 r  fb_a_dat_in[3]_i_273/O
                         net (fo=10, routed)          0.610    90.997    fb_a_dat_in[3]_i_273_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.121 r  fb_a_dat_in[3]_i_275/O
                         net (fo=4, routed)           0.603    91.725    fb_a_dat_in[3]_i_275_n_0
    SLICE_X44Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.849 r  fb_a_dat_in[3]_i_200/O
                         net (fo=1, routed)           0.000    91.849    fb_a_dat_in[3]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.381 r  fb_a_dat_in_reg[3]_i_121/CO[3]
                         net (fo=14, routed)          1.005    93.386    fb_a_dat_in_reg[3]_i_121_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I1_O)        0.124    93.510 r  fb_a_dat_in[3]_i_254/O
                         net (fo=1, routed)           0.480    93.990    fb_a_dat_in[3]_i_254_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    94.386 r  fb_a_dat_in_reg[3]_i_194/CO[3]
                         net (fo=4, routed)           0.621    95.007    fb_a_dat_in_reg[3]_i_194_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    95.131 r  fb_a_dat_in[0]_i_118/O
                         net (fo=1, routed)           0.403    95.534    ram0/dat_r_reg[9]_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.658 r  ram0/fb_a_dat_in[0]_i_69/O
                         net (fo=1, routed)           0.624    96.282    ram0/fb_a_dat_in[0]_i_69_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    96.406 r  ram0/fb_a_dat_in[0]_i_38/O
                         net (fo=1, routed)           0.579    96.985    ram0/fb_a_dat_in[0]_i_38_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.109 f  ram0/fb_a_dat_in[0]_i_18/O
                         net (fo=1, routed)           0.433    97.543    ram0/fb_a_dat_in[0]_i_18_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.124    97.667 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.306    97.972    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    98.096 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.096    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -98.096    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.668ns  (logic 7.471ns (47.682%)  route 8.197ns (52.318%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.633    95.261    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.313    95.574 r  fb_a_dat_in[1]_i_169/O
                         net (fo=1, routed)           0.434    96.008    fb_a_dat_in[1]_i_169_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.132 r  fb_a_dat_in[1]_i_137/O
                         net (fo=1, routed)           0.435    96.567    fb_a_dat_in[1]_i_137_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    96.691 r  fb_a_dat_in[1]_i_71/O
                         net (fo=1, routed)           0.301    96.992    fb_a_dat_in[1]_i_71_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.116 r  fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.154    97.270    ram0/op3_reg[5]_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.394 r  ram0/fb_a_dat_in[1]_i_16/O
                         net (fo=1, routed)           0.263    97.657    ram0/fb_a_dat_in[1]_i_16_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.781 r  ram0/fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.154    97.935    keyboard0/dat_r_reg[1]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    98.059 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.059    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -98.059    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.502ns  (logic 7.347ns (47.393%)  route 8.155ns (52.607%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.296    96.816    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I3_O)        0.124    96.940 r  ram0/fb_a_dat_in[5]_i_14/O
                         net (fo=1, routed)           0.302    97.242    ram0/fb_a_dat_in[5]_i_14_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.366 r  ram0/fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.403    97.769    keyboard0/state_reg[1]_1
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.893 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.893    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -97.893    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.507ns  (logic 7.347ns (47.380%)  route 8.160ns (52.620%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.510    95.138    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X52Y13         LUT5 (Prop_lut5_I1_O)        0.313    95.451 r  fb_a_dat_in[6]_i_151/O
                         net (fo=1, routed)           0.574    96.025    fb_a_dat_in[6]_i_151_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124    96.149 r  fb_a_dat_in[6]_i_91/O
                         net (fo=1, routed)           0.423    96.572    ram0/cursor_reg[0]_rep__1_1
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    96.696 f  ram0/fb_a_dat_in[6]_i_37/O
                         net (fo=1, routed)           0.162    96.858    ram0/fb_a_dat_in[6]_i_37_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    96.982 r  ram0/fb_a_dat_in[6]_i_11/O
                         net (fo=1, routed)           0.171    97.153    ram0/fb_a_dat_in[6]_i_11_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124    97.277 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.496    97.774    keyboard0/cursor_reg[2]_rep__1_2
    SLICE_X52Y10         LUT6 (Prop_lut6_I3_O)        0.124    97.898 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.898    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.285    98.568    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.645    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -97.897    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.249ns  (logic 7.440ns (48.791%)  route 7.809ns (51.209%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.500    97.020    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.144 f  ram0/fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.154    97.299    keyboard0/cursor_reg[1]
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.423 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    97.423    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    97.640 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    97.640    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.629    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.629    
                         arrival time                         -97.640    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.094ns  (logic 7.471ns (49.497%)  route 7.623ns (50.503%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.489    95.117    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.430 r  fb_a_dat_in[2]_i_148/O
                         net (fo=1, routed)           0.154    95.584    fb_a_dat_in[2]_i_148_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I3_O)        0.124    95.708 r  fb_a_dat_in[2]_i_84/O
                         net (fo=1, routed)           0.291    95.999    ram0/cursor_reg[2]_rep_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124    96.123 r  ram0/fb_a_dat_in[2]_i_34/O
                         net (fo=1, routed)           0.295    96.417    ram0/fb_a_dat_in[2]_i_34_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124    96.541 r  ram0/fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.154    96.695    ram0/fb_a_dat_in[2]_i_15_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    96.819 r  ram0/fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.263    97.082    ram0/fb_a_dat_in[2]_i_8_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.206 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.361    keyboard0/dat_r_reg[1]_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.485 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.485    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -97.485    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.015ns  (logic 7.347ns (48.932%)  route 7.668ns (51.068%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 r  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.172    95.621    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.745 r  fb_a_dat_in[3]_i_107/O
                         net (fo=1, routed)           0.288    96.033    ram0/checksum_reg[7]
    SLICE_X53Y15         LUT4 (Prop_lut4_I1_O)        0.124    96.157 r  ram0/fb_a_dat_in[3]_i_50/O
                         net (fo=1, routed)           0.573    96.730    ram0/fb_a_dat_in[3]_i_50_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.124    96.854 r  ram0/fb_a_dat_in[3]_i_22/O
                         net (fo=1, routed)           0.149    97.003    ram0/fb_a_dat_in[3]_i_22_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.127 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.154    97.282    keyboard0/cursor_reg[2]_rep__1_4
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.406 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    97.406    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.285    98.564    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -97.406    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.871ns  (logic 1.040ns (11.723%)  route 7.831ns (88.277%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.830    90.121    ram0/pc[16]_i_6_n_0
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    90.245 r  ram0/pc[3]_i_2/O
                         net (fo=2, routed)           0.679    90.924    ram0/pc[3]_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    91.048 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.000    91.048    ram0/ram_addr[3]_i_2_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    91.260 r  ram0/ram_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    91.260    ram_addr[3]
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.441    98.446    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X45Y16         FDRE (Setup_fdre_C_D)        0.064    98.623    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.623    
                         arrival time                         -91.260    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.807ns  (logic 0.828ns (9.402%)  route 7.979ns (90.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.716    90.007    ram0/pc[16]_i_6_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    90.131 r  ram0/pc[10]_i_3/O
                         net (fo=2, routed)           0.941    91.072    ram0/pc[10]_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    91.196 r  ram0/ram_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    91.196    ram_addr[10]
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.029    98.587    ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -91.196    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.799ns  (logic 0.828ns (9.410%)  route 7.971ns (90.590%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          2.063    90.354    ram0/pc[16]_i_6_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    90.478 r  ram0/pc[9]_i_3/O
                         net (fo=2, routed)           0.587    91.064    ram0/pc[9]_i_3_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    91.188 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    91.188    pc[9]
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.444    98.449    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.285    98.562    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.029    98.591    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                         -91.188    
  -------------------------------------------------------------------
                         slack                                  7.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.704     0.229    ram0/Q[3]
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.274 r  ram0/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.274    pc[3]
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.826    -0.864    clk_cpu
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.285    -0.023    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.091     0.068    pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.252%)  route 0.783ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.783     0.308    dat_r[0]
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.866    -0.824    clk_cpu
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.285     0.017    
    SLICE_X62Y3          FDRE (Hold_fdre_C_D)         0.070     0.087    flags2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.850%)  route 0.749ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.749     0.273    dat_r[5]
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.052     0.036    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.019%)  route 0.792ns (80.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[15]/Q
                         net (fo=79, routed)          0.792     0.316    ram0/Q[15]
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.361    ram0_n_85
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X54Y2          FDRE (Hold_fdre_C_D)         0.121     0.110    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.002%)  route 0.793ns (80.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.793     0.317    ram0/Q[4]
    SLICE_X54Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  ram0/op2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    ram0_n_156
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.120     0.109    op2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.108%)  route 0.787ns (80.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.787     0.312    ram0/Q[4]
    SLICE_X55Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    ram0_n_149
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.091     0.080    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.945%)  route 0.802ns (85.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.802     0.327    dat_r[9]
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.828    -0.862    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.070     0.049    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.012%)  route 0.798ns (84.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.798     0.323    dat_r[3]
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.285    -0.012    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.052     0.040    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.390%)  route 0.825ns (81.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X48Y10         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[13]/Q
                         net (fo=77, routed)          0.825     0.349    ram0/Q[13]
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  ram0/op2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.394    ram0_n_155
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.121     0.110    op2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_fetch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.589%)  route 0.748ns (76.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.475    -0.000    ram0/Q[3]
    SLICE_X44Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  ram0/op2_fetch_i_3/O
                         net (fo=1, routed)           0.273     0.318    ram0/op2_fetch8_out
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  ram0/op2_fetch_i_1/O
                         net (fo=1, routed)           0.000     0.363    ram0_n_162
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.091     0.076    op2_fetch_reg
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       43.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.080ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.412ns  (logic 2.826ns (44.076%)  route 3.586ns (55.924%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.166    52.720    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.844 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.271    54.115    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.124    54.239 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.149    55.388    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    55.512 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.512    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -55.512    
  -------------------------------------------------------------------
                         slack                                 43.080    

Slack (MET) :             43.593ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.906ns  (logic 2.826ns (47.850%)  route 3.080ns (52.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.137    52.687    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    52.811 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.971    53.782    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.906 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.972    54.878    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.002 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.002    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -55.002    
  -------------------------------------------------------------------
                         slack                                 43.593    

Slack (MET) :             43.612ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.880ns  (logic 2.826ns (48.057%)  route 3.054ns (51.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.588    53.143    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.267 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.300    53.567    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.691 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.166    54.857    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.981 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    54.981    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.285    98.564    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 43.612    

Slack (MET) :             43.619ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.874ns  (logic 2.826ns (48.106%)  route 3.048ns (51.894%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.211    52.766    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    52.890 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.881    53.771    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.895 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.957    54.851    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    54.975 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    54.975    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -54.975    
  -------------------------------------------------------------------
                         slack                                 43.619    

Slack (MET) :             43.760ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.736ns  (logic 2.826ns (49.264%)  route 2.910ns (50.736%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.161    52.711    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I4_O)        0.124    52.835 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.863    53.698    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.822 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.887    54.708    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.832 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    54.832    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -54.832    
  -------------------------------------------------------------------
                         slack                                 43.760    

Slack (MET) :             43.832ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.713ns  (logic 2.826ns (49.469%)  route 2.887ns (50.531%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.298    52.852    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.976 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.765    53.741    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.124    53.865 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.823    54.689    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.124    54.813 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    54.813    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.285    98.568    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.645    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -54.813    
  -------------------------------------------------------------------
                         slack                                 43.832    

Slack (MET) :             44.054ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.474ns  (logic 2.914ns (53.229%)  route 2.560ns (46.771%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.353    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.207    54.239    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.363 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000    54.363    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    54.575 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    54.575    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.629    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.629    
                         arrival time                         -54.575    
  -------------------------------------------------------------------
                         slack                                 44.054    

Slack (MET) :             44.539ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        4.956ns  (logic 2.702ns (54.517%)  route 2.254ns (45.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 98.454 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.223    52.778    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.902 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.031    53.933    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    54.057 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.057    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.449    98.454    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.852    
                         clock uncertainty           -0.285    98.567    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.029    98.596    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -54.057    
  -------------------------------------------------------------------
                         slack                                 44.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.319%)  route 0.760ns (76.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.394    -0.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.365     0.327    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.372    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.091     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.276ns (26.261%)  route 0.775ns (73.739%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.246    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.111    -0.090    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.045 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.432     0.388    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.433 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.433    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.285    -0.018    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.091     0.073    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.293ns (25.860%)  route 0.840ns (74.140%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.391    -0.086    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.041 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.449     0.408    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.453 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000     0.453    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     0.515 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.515    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     0.088    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.276ns (22.987%)  route 0.925ns (77.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.407    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.025 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.228     0.203    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.289     0.537    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.582 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.582    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.285    -0.014    
    SLICE_X52Y10         FDRE (Hold_fdre_C_D)         0.120     0.106    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.276ns (20.692%)  route 1.058ns (79.308%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.389    -0.088    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.043 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.326     0.283    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.328 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.343     0.671    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.716 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.716    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.091     0.075    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.317ns (23.445%)  route 1.035ns (76.555%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.421    -0.069    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.030 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.285     0.315    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.360 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.329     0.689    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.734    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.317ns (23.069%)  route 1.057ns (76.931%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.420    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.293     0.322    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.367 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.344     0.711    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.756 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.756    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.285    -0.017    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.091     0.074    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.276ns (17.734%)  route 1.280ns (82.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.411    -0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.022 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.469     0.447    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.045     0.492 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.401     0.893    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.285    -0.019    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091     0.072    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.706ns  (logic 6.469ns (41.187%)  route 9.237ns (58.813%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 82.390 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.568    82.390    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456    82.846 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.925    83.771    ram0/Q[9]
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.124    83.895 r  ram0/fb_a_dat_in[3]_i_639/O
                         net (fo=1, routed)           0.000    83.895    ram0/fb_a_dat_in[3]_i_639_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.408 r  ram0/fb_a_dat_in_reg[3]_i_590/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[3]_i_590_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.723 r  ram0/fb_a_dat_in_reg[3]_i_514/O[3]
                         net (fo=12, routed)          1.156    85.878    ram0_n_42
    SLICE_X45Y12         LUT4 (Prop_lut4_I0_O)        0.307    86.185 r  fb_a_dat_in[3]_i_520/O
                         net (fo=1, routed)           0.000    86.185    fb_a_dat_in[3]_i_520_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.825 r  fb_a_dat_in_reg[3]_i_421/O[3]
                         net (fo=3, routed)           0.591    87.416    fb_a_dat_in_reg[3]_i_421_n_4
    SLICE_X45Y11         LUT4 (Prop_lut4_I2_O)        0.306    87.722 r  fb_a_dat_in[3]_i_512/O
                         net (fo=1, routed)           0.000    87.722    fb_a_dat_in[3]_i_512_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.302 r  fb_a_dat_in_reg[3]_i_416/O[2]
                         net (fo=1, routed)           0.425    88.728    ram0/dat_r_reg[15]_1[2]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.302    89.030 r  ram0/fb_a_dat_in[3]_i_355/O
                         net (fo=1, routed)           0.000    89.030    ram0/fb_a_dat_in[3]_i_355_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.610 r  ram0/fb_a_dat_in_reg[3]_i_262/O[2]
                         net (fo=14, routed)          0.476    90.085    ram0_n_57
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.302    90.387 r  fb_a_dat_in[3]_i_273/O
                         net (fo=10, routed)          0.610    90.997    fb_a_dat_in[3]_i_273_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.121 r  fb_a_dat_in[3]_i_275/O
                         net (fo=4, routed)           0.603    91.725    fb_a_dat_in[3]_i_275_n_0
    SLICE_X44Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.849 r  fb_a_dat_in[3]_i_200/O
                         net (fo=1, routed)           0.000    91.849    fb_a_dat_in[3]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.381 r  fb_a_dat_in_reg[3]_i_121/CO[3]
                         net (fo=14, routed)          1.005    93.386    fb_a_dat_in_reg[3]_i_121_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I1_O)        0.124    93.510 r  fb_a_dat_in[3]_i_254/O
                         net (fo=1, routed)           0.480    93.990    fb_a_dat_in[3]_i_254_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    94.386 r  fb_a_dat_in_reg[3]_i_194/CO[3]
                         net (fo=4, routed)           0.621    95.007    fb_a_dat_in_reg[3]_i_194_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    95.131 r  fb_a_dat_in[0]_i_118/O
                         net (fo=1, routed)           0.403    95.534    ram0/dat_r_reg[9]_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.658 r  ram0/fb_a_dat_in[0]_i_69/O
                         net (fo=1, routed)           0.624    96.282    ram0/fb_a_dat_in[0]_i_69_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    96.406 r  ram0/fb_a_dat_in[0]_i_38/O
                         net (fo=1, routed)           0.579    96.985    ram0/fb_a_dat_in[0]_i_38_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.109 f  ram0/fb_a_dat_in[0]_i_18/O
                         net (fo=1, routed)           0.433    97.543    ram0/fb_a_dat_in[0]_i_18_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.124    97.667 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.306    97.972    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    98.096 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.096    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -98.096    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.668ns  (logic 7.471ns (47.682%)  route 8.197ns (52.318%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.633    95.261    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.313    95.574 r  fb_a_dat_in[1]_i_169/O
                         net (fo=1, routed)           0.434    96.008    fb_a_dat_in[1]_i_169_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.132 r  fb_a_dat_in[1]_i_137/O
                         net (fo=1, routed)           0.435    96.567    fb_a_dat_in[1]_i_137_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    96.691 r  fb_a_dat_in[1]_i_71/O
                         net (fo=1, routed)           0.301    96.992    fb_a_dat_in[1]_i_71_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.116 r  fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.154    97.270    ram0/op3_reg[5]_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.394 r  ram0/fb_a_dat_in[1]_i_16/O
                         net (fo=1, routed)           0.263    97.657    ram0/fb_a_dat_in[1]_i_16_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.781 r  ram0/fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.154    97.935    keyboard0/dat_r_reg[1]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    98.059 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.059    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.594    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                         -98.059    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.502ns  (logic 7.347ns (47.393%)  route 8.155ns (52.607%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.296    96.816    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I3_O)        0.124    96.940 r  ram0/fb_a_dat_in[5]_i_14/O
                         net (fo=1, routed)           0.302    97.242    ram0/fb_a_dat_in[5]_i_14_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.366 r  ram0/fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.403    97.769    keyboard0/state_reg[1]_1
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.893 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.893    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.285    98.566    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.595    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                         -97.893    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.507ns  (logic 7.347ns (47.380%)  route 8.160ns (52.620%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.510    95.138    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X52Y13         LUT5 (Prop_lut5_I1_O)        0.313    95.451 r  fb_a_dat_in[6]_i_151/O
                         net (fo=1, routed)           0.574    96.025    fb_a_dat_in[6]_i_151_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124    96.149 r  fb_a_dat_in[6]_i_91/O
                         net (fo=1, routed)           0.423    96.572    ram0/cursor_reg[0]_rep__1_1
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    96.696 f  ram0/fb_a_dat_in[6]_i_37/O
                         net (fo=1, routed)           0.162    96.858    ram0/fb_a_dat_in[6]_i_37_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    96.982 r  ram0/fb_a_dat_in[6]_i_11/O
                         net (fo=1, routed)           0.171    97.153    ram0/fb_a_dat_in[6]_i_11_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124    97.277 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.496    97.774    keyboard0/cursor_reg[2]_rep__1_2
    SLICE_X52Y10         LUT6 (Prop_lut6_I3_O)        0.124    97.898 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.898    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.285    98.568    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.645    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.645    
                         arrival time                         -97.897    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.249ns  (logic 7.440ns (48.791%)  route 7.809ns (51.209%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.500    97.020    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.144 f  ram0/fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.154    97.299    keyboard0/cursor_reg[1]
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.423 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    97.423    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    97.640 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    97.640    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.285    98.565    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.629    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.629    
                         arrival time                         -97.640    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.094ns  (logic 7.471ns (49.497%)  route 7.623ns (50.503%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.489    95.117    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.430 r  fb_a_dat_in[2]_i_148/O
                         net (fo=1, routed)           0.154    95.584    fb_a_dat_in[2]_i_148_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I3_O)        0.124    95.708 r  fb_a_dat_in[2]_i_84/O
                         net (fo=1, routed)           0.291    95.999    ram0/cursor_reg[2]_rep_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124    96.123 r  ram0/fb_a_dat_in[2]_i_34/O
                         net (fo=1, routed)           0.295    96.417    ram0/fb_a_dat_in[2]_i_34_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124    96.541 r  ram0/fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.154    96.695    ram0/fb_a_dat_in[2]_i_15_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    96.819 r  ram0/fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.263    97.082    ram0/fb_a_dat_in[2]_i_8_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.206 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.361    keyboard0/dat_r_reg[1]_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.485 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.485    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.285    98.563    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.592    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                         -97.485    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.015ns  (logic 7.347ns (48.932%)  route 7.668ns (51.068%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 r  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.172    95.621    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.745 r  fb_a_dat_in[3]_i_107/O
                         net (fo=1, routed)           0.288    96.033    ram0/checksum_reg[7]
    SLICE_X53Y15         LUT4 (Prop_lut4_I1_O)        0.124    96.157 r  ram0/fb_a_dat_in[3]_i_50/O
                         net (fo=1, routed)           0.573    96.730    ram0/fb_a_dat_in[3]_i_50_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.124    96.854 r  ram0/fb_a_dat_in[3]_i_22/O
                         net (fo=1, routed)           0.149    97.003    ram0/fb_a_dat_in[3]_i_22_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.127 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.154    97.282    keyboard0/cursor_reg[2]_rep__1_4
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.406 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    97.406    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.285    98.564    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.593    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -97.406    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.871ns  (logic 1.040ns (11.723%)  route 7.831ns (88.277%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.830    90.121    ram0/pc[16]_i_6_n_0
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    90.245 r  ram0/pc[3]_i_2/O
                         net (fo=2, routed)           0.679    90.924    ram0/pc[3]_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    91.048 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.000    91.048    ram0/ram_addr[3]_i_2_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    91.260 r  ram0/ram_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    91.260    ram_addr[3]
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.441    98.446    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.285    98.559    
    SLICE_X45Y16         FDRE (Setup_fdre_C_D)        0.064    98.623    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.623    
                         arrival time                         -91.260    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.807ns  (logic 0.828ns (9.402%)  route 7.979ns (90.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.716    90.007    ram0/pc[16]_i_6_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    90.131 r  ram0/pc[10]_i_3/O
                         net (fo=2, routed)           0.941    91.072    ram0/pc[10]_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    91.196 r  ram0/ram_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    91.196    ram_addr[10]
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.285    98.558    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.029    98.587    ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -91.196    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.799ns  (logic 0.828ns (9.410%)  route 7.971ns (90.590%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          2.063    90.354    ram0/pc[16]_i_6_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    90.478 r  ram0/pc[9]_i_3/O
                         net (fo=2, routed)           0.587    91.064    ram0/pc[9]_i_3_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    91.188 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    91.188    pc[9]
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.444    98.449    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.285    98.562    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.029    98.591    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.591    
                         arrival time                         -91.188    
  -------------------------------------------------------------------
                         slack                                  7.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.704     0.229    ram0/Q[3]
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.274 r  ram0/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.274    pc[3]
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.826    -0.864    clk_cpu
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.285    -0.023    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.091     0.068    pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.252%)  route 0.783ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.783     0.308    dat_r[0]
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.866    -0.824    clk_cpu
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.285     0.017    
    SLICE_X62Y3          FDRE (Hold_fdre_C_D)         0.070     0.087    flags2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.850%)  route 0.749ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.749     0.273    dat_r[5]
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.052     0.036    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.019%)  route 0.792ns (80.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[15]/Q
                         net (fo=79, routed)          0.792     0.316    ram0/Q[15]
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.361    ram0_n_85
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X54Y2          FDRE (Hold_fdre_C_D)         0.121     0.110    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.002%)  route 0.793ns (80.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.793     0.317    ram0/Q[4]
    SLICE_X54Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  ram0/op2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    ram0_n_156
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.120     0.109    op2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.108%)  route 0.787ns (80.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.787     0.312    ram0/Q[4]
    SLICE_X55Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    ram0_n_149
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.091     0.080    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.945%)  route 0.802ns (85.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.802     0.327    dat_r[9]
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.828    -0.862    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.070     0.049    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.012%)  route 0.798ns (84.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.798     0.323    dat_r[3]
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.285    -0.012    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.052     0.040    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.390%)  route 0.825ns (81.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X48Y10         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[13]/Q
                         net (fo=77, routed)          0.825     0.349    ram0/Q[13]
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  ram0/op2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.394    ram0_n_155
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.285    -0.011    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.121     0.110    op2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_fetch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.589%)  route 0.748ns (76.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.475    -0.000    ram0/Q[3]
    SLICE_X44Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  ram0/op2_fetch_i_3/O
                         net (fo=1, routed)           0.273     0.318    ram0/op2_fetch8_out
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  ram0/op2_fetch_i_1/O
                         net (fo=1, routed)           0.000     0.363    ram0_n_162
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.285    -0.015    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.091     0.076    op2_fetch_reg
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       72.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.404ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 8.299ns (30.248%)  route 19.137ns (69.752%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.545    23.434    cursor[12]_i_13_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.558 r  cursor[9]_i_15/O
                         net (fo=1, routed)           0.717    24.275    keyboard0/cursor_reg[10]_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  keyboard0/cursor[9]_i_7/O
                         net (fo=1, routed)           1.166    25.565    keyboard0/cursor[9]_i_7_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.689 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.665    26.354    ram0/state_reg[0]_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.478 r  ram0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.478    ram0_n_120
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.435    98.440    clk_cpu
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.578    99.017    
                         clock uncertainty           -0.165    98.852    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.029    98.881    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.881    
                         arrival time                         -26.478    
  -------------------------------------------------------------------
                         slack                                 72.404    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 8.299ns (30.260%)  route 19.127ns (69.740%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.171    26.344    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.468    keyboard0_n_44
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.029    98.886    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.886    
                         arrival time                         -26.468    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        27.428ns  (logic 8.299ns (30.257%)  route 19.129ns (69.743%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.173    26.346    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.470 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.470    keyboard0_n_57
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.031    98.888    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             73.108ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.785ns  (logic 8.299ns (30.984%)  route 18.486ns (69.016%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.530    25.702    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.826 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    25.826    keyboard0_n_58
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.077    98.934    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.934    
                         arrival time                         -25.826    
  -------------------------------------------------------------------
                         slack                                 73.108    

Slack (MET) :             73.115ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.782ns  (logic 8.299ns (30.987%)  route 18.483ns (69.013%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.527    25.699    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.823 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    25.823    keyboard0_n_59
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    98.938    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -25.823    
  -------------------------------------------------------------------
                         slack                                 73.115    

Slack (MET) :             73.165ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.701ns  (logic 8.299ns (31.082%)  route 18.402ns (68.918%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.975    23.863    keyboard0/cursor_reg[3]_3
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.987 r  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.282    24.269    keyboard0/cursor[5]_i_8_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.393 r  keyboard0/cursor[5]_i_4/O
                         net (fo=1, routed)           0.600    24.994    keyboard0/cursor[5]_i_4_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    25.118 r  keyboard0/cursor[5]_i_2/O
                         net (fo=1, routed)           0.501    25.618    keyboard0/cursor[5]_i_2_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.742 r  keyboard0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    25.742    keyboard0_n_41
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.165    98.876    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.031    98.907    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -25.742    
  -------------------------------------------------------------------
                         slack                                 73.165    

Slack (MET) :             73.209ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.615ns  (logic 8.299ns (31.181%)  route 18.316ns (68.819%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.880    22.769    keyboard0/cursor_reg[3]_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.893 f  keyboard0/cursor[13]_i_19/O
                         net (fo=1, routed)           0.724    23.617    keyboard0/cursor[13]_i_19_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.741 f  keyboard0/cursor[13]_i_14/O
                         net (fo=1, routed)           0.868    24.609    keyboard0/cursor[13]_i_14_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    24.733 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.800    25.533    keyboard0/cursor[13]_i_9_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    25.657 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    25.657    keyboard0_n_35
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.434    98.439    clk_cpu
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.029    98.866    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -25.657    
  -------------------------------------------------------------------
                         slack                                 73.209    

Slack (MET) :             73.231ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.636ns  (logic 8.299ns (31.157%)  route 18.337ns (68.843%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.396    23.285    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.409 r  cursor[8]_i_10/O
                         net (fo=1, routed)           0.161    23.570    keyboard0/cursor_reg[10]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.694 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.937    24.630    keyboard0/cursor[8]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.754 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.799    25.554    ram0/state_reg[0]_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.678 r  ram0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    25.678    ram0_n_121
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.165    98.876    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.032    98.908    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                 73.231    

Slack (MET) :             73.236ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.607ns  (logic 8.299ns (31.191%)  route 18.308ns (68.809%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.676    22.565    keyboard0/cursor_reg[3]_3
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.689 f  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.941    23.629    keyboard0/cursor[3]_i_7_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    23.753 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.857    24.610    keyboard0/cursor[3]_i_4_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.124    24.734 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.790    25.524    keyboard0/cursor[3]_i_2_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.648 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    25.648    keyboard0_n_43
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031    98.884    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 73.236    

Slack (MET) :             73.239ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider rise@100.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        26.601ns  (logic 8.423ns (31.664%)  route 18.178ns (68.336%))
  Logic Levels:           32  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.263    23.151    keyboard0/cursor_reg[3]_3
    SLICE_X34Y20         LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  keyboard0/cursor[10]_i_18/O
                         net (fo=1, routed)           0.808    24.084    keyboard0/cursor[10]_i_18_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.208 r  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.461    24.668    keyboard0/cursor[10]_i_14_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    24.792 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.159    24.951    keyboard0/cursor[10]_i_5_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.075 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.444    25.519    keyboard0/cursor[10]_i_2_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.643 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    25.643    keyboard0_n_38
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.029    98.882    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                 73.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.552    -0.629    keyboard0/clk_cpu
    SLICE_X34Y28         FDRE                                         r  keyboard0/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  keyboard0/ascii_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.355    keyboard0/ascii_reg_n_0_[3]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.165    -0.451    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.392    keyboard0/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X32Y29         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.159    -0.328    keyboard0/ascii_reg_n_0_[5]
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.819    -0.871    keyboard0/clk_cpu
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.165    -0.450    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.066    -0.384    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.882%)  route 0.173ns (55.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y28         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.173    -0.314    keyboard0/ascii_reg_n_0_[6]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.165    -0.432    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.052    -0.380    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.681%)  route 0.174ns (48.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X43Y20         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.174    -0.312    ram0/pc_reg[16]_0[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.267 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram_addr[5]
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.823    -0.867    clk_cpu
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.274    -0.592    
                         clock uncertainty            0.165    -0.427    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.092    -0.335    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.947%)  route 0.202ns (52.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.202    -0.282    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  keyboard0/ps2_keyboard_0/control_l_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0_n_17
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.165    -0.428    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.308    keyboard0/control_l_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.370%)  route 0.200ns (58.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y27         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.200    -0.288    keyboard0/ascii_reg_n_0_[0]
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.816    -0.874    keyboard0/clk_cpu
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.165    -0.434    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.070    -0.364    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.353%)  route 0.163ns (46.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X49Y18         FDRE                                         r  pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  pc_reg[8]/Q
                         net (fo=9, routed)           0.163    -0.319    ram0/pc_reg[16]_0[5]
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  ram0/ram_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram_addr[8]
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.827    -0.863    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.165    -0.444    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.092    -0.352    ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.294    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.332    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.043    -0.237 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.165    -0.454    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131    -0.323    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.247%)  route 0.216ns (53.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.216    -0.268    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.223 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    keyboard0/ps2_keyboard_0_n_10
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.820    -0.870    keyboard0/clk_cpu
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.165    -0.430    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.310    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk108M_ClockDivider
  To Clock:  clk108M_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.902ns (23.530%)  route 6.181ns (76.470%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.712 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.776     2.159    vga0/h_count[10]_i_1_n_0
    SLICE_X43Y1          LUT3 (Prop_lut3_I1_O)        0.124     2.283 r  vga0/v_count[0]_i_1/O
                         net (fo=141, routed)         1.175     3.458    vga0/v_count[0]_i_1_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.582 f  vga0/g10_b5/O
                         net (fo=1, routed)           0.776     4.358    vga0/g10_b5_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.482 f  vga0/vgaRed[0]_i_53/O
                         net (fo=1, routed)           0.761     5.243    vga0/vgaRed[0]_i_53_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.367 f  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.567     5.934    vga0/vgaRed[0]_i_20_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.000     6.058    vga0/vgaRed[0]_i_7_n_0
    SLICE_X39Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     6.275 r  vga0/vgaRed_reg[0]_i_2/O
                         net (fo=1, routed)           0.569     6.845    vga0/vgaRed_reg[0]_i_2_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I1_O)        0.299     7.144 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.144    vga0/vgaRed[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448     7.712    vga0/clk108M
    SLICE_X40Y2          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.276    
                         clock uncertainty           -0.116     8.160    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)        0.029     8.189    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 3.146ns (43.917%)  route 4.018ns (56.083%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.306 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.306    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.640 r  vga0/fbOutAddr_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.587     4.227    vga0/v_count_reg[6]_0[2]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.928 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.928    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.150 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.749     5.899    vga0/fbOutAddr0[13]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     6.224 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.224    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 2.776ns (40.393%)  route 4.097ns (59.607%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.981 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.646     5.627    vga0/fbOutAddr0[12]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.306     5.933 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.933    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.704ns (39.758%)  route 4.097ns (60.242%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.890 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.647     5.537    vga0/fbOutAddr0[9]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.325     5.862 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.862    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 2.794ns (41.978%)  route 3.862ns (58.022%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.002 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.411     5.413    vga0/fbOutAddr0[10]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.303     5.716 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.716    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.029     8.193    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -5.716    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 2.698ns (40.574%)  route 3.952ns (59.426%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 r  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 r  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          0.549     1.932    vga0/h_count[10]_i_1_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.124     2.056 r  vga0/v_count[4]_i_1/O
                         net (fo=7, routed)           0.576     2.632    vga0/v_count3_out[4]
    SLICE_X47Y0          LUT5 (Prop_lut5_I4_O)        0.124     2.756 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.756    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X47Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.336 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.769     4.105    vga0/fbOutAddr1[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.563     4.668 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.668    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.907 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.501     5.408    vga0/fbOutAddr0[11]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.302     5.710 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.710    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.112ns (31.904%)  route 4.508ns (68.096%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.685 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.662     5.346    vga0/fbOutAddr0[8]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.334     5.680 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.680    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.075     8.239    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.020ns (31.750%)  route 4.342ns (68.250%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.625 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.496     5.121    vga0/fbOutAddr0[7]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.302     5.423 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.423    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.029     8.193    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.668ns (28.130%)  route 4.262ns (71.870%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.215     2.598    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124     2.722 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.478     3.200    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124     3.324 r  vga0/fbOutAddr[8]_i_8/O
                         net (fo=2, routed)           0.596     3.921    vga0/fbOutAddr[8]_i_8_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I1_O)        0.124     4.045 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     4.045    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.272 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.415     4.687    vga0/fbOutAddr0[6]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.303     4.990 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.990    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.452     7.716    vga0/clk108M
    SLICE_X49Y0          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.564     8.280    
                         clock uncertainty           -0.116     8.164    
    SLICE_X49Y0          FDRE (Setup_fdre_C_D)        0.031     8.195    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108M_ClockDivider_1 rise@9.259ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.014ns (19.085%)  route 4.299ns (80.915%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.572    -0.940    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 f  vga0/h_count_reg[6]/Q
                         net (fo=15, routed)          1.027     0.605    vga0/h_count_reg_n_0_[6]
    SLICE_X49Y0          LUT6 (Prop_lut6_I1_O)        0.124     0.729 f  vga0/h_count[10]_i_4/O
                         net (fo=1, routed)           0.530     1.259    vga0/h_count[10]_i_4_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.124     1.383 f  vga0/h_count[10]_i_1/O
                         net (fo=75, routed)          1.503     2.886    vga0/h_count[10]_i_1_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.124     3.010 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.519     3.530    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124     3.654 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.720     4.374    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/fbOutAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.175%)  route 0.216ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.216    -0.271    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.556    
                         clock uncertainty            0.116    -0.440    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.129    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.471%)  route 0.268ns (65.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y3          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.268    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.535%)  route 0.267ns (65.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X49Y1          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.267    -0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.413%)  route 0.281ns (66.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk108M
    SLICE_X49Y4          FDRE                                         r  vga0/fbOutAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[1]/Q
                         net (fo=3, routed)           0.281    -0.193    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    vga0/clk108M
    SLICE_X51Y1          FDRE                                         r  vga0/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga0/h_count_reg[8]/Q
                         net (fo=10, routed)          0.135    -0.339    vga0/h_count_reg_n_0_[8]
    SLICE_X50Y1          LUT6 (Prop_lut6_I4_O)        0.045    -0.294 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    vga0/h_count[10]_i_2_n_0
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.838    -0.852    vga0/clk108M
    SLICE_X50Y1          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.250    -0.601    
                         clock uncertainty            0.116    -0.485    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.120    -0.365    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X47Y1          FDRE                                         r  vga0/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.333    vga0/v_count_reg_n_0_[4]
    SLICE_X44Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.288 r  vga0/v_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.288    vga0/v_count[5]_i_2_n_0
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X44Y1          FDRE                                         r  vga0/v_count_reg[5]/C
                         clock pessimism              0.254    -0.600    
                         clock uncertainty            0.116    -0.484    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.092    -0.392    vga0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.987%)  route 0.172ns (48.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X47Y4          FDRE                                         r  vga0/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga0/h_count_reg[1]/Q
                         net (fo=28, routed)          0.172    -0.305    vga0/h_count_reg_n_0_[1]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.045    -0.260 r  vga0/char[4]_i_1/O
                         net (fo=19, routed)          0.000    -0.260    vga0/char[4]_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[4]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.116    -0.488    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.367    vga0/char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    -0.617    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  vga0/char_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.316    vga0/char[7]
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.045    -0.271 r  vga0/char[7]_i_2/O
                         net (fo=2, routed)           0.000    -0.271    vga0/char[7]_i_2_n_0
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    -0.856    vga0/clk108M
    SLICE_X46Y4          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.116    -0.501    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.121    -0.380    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.565    -0.616    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  vga0/v_count_reg[10]/Q
                         net (fo=5, routed)           0.103    -0.365    vga0/v_count_reg_n_0_[10]
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.098    -0.267 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga0/vSync_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.835    -0.855    vga0/clk108M
    SLICE_X46Y1          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.116    -0.500    
    SLICE_X46Y1          FDRE (Hold_fdre_C_D)         0.120    -0.380    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108M_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108M_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108M_ClockDivider_1 rise@0.000ns - clk108M_ClockDivider rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.403%)  route 0.163ns (53.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108M_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108M_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk108M_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y3          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.116    -0.499    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.070    -0.429    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       48.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.633ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.463%)  route 0.668ns (53.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.668     0.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.302 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X47Y9          FDRE (Setup_fdre_C_D)        0.031    48.935    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         48.935    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                 48.633    

Slack (MET) :             48.726ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.712ns (59.382%)  route 0.487ns (40.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.528 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.487    -0.041    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.293     0.252 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.075    48.979    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         48.979    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 48.726    

Slack (MET) :             48.794ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 48.451 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.565    -0.947    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.505     0.015    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     0.139 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.139    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.446    48.451    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.603    49.053    
                         clock uncertainty           -0.150    48.904    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    48.933    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         48.933    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                 48.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.309    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.150    -0.469    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091    -0.378    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.230ns (56.232%)  route 0.179ns (43.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.179    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.102    -0.209 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.150    -0.469    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107    -0.362    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.291ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.150    -0.469    
    SLICE_X47Y9          FDRE (Hold_fdre_C_D)         0.092    -0.377    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       44.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.880ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.456ns (11.575%)  route 3.484ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.484     2.994    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 44.880    

Slack (MET) :             45.146ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.456ns (12.405%)  route 3.220ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.220     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.146    

Slack (MET) :             45.286ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.580ns (15.142%)  route 3.250ns (84.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.870     1.378    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.381     2.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.168    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.168    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                 45.286    

Slack (MET) :             45.340ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.092%)  route 3.027ns (86.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.027     2.535    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 45.340    

Slack (MET) :             45.370ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.220%)  route 2.993ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.993     2.504    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 45.370    

Slack (MET) :             45.393ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.602%)  route 3.138ns (84.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X40Y9          FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           1.684     1.192    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     1.316 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.454     2.770    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.489    48.493    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.892    
                         clock uncertainty           -0.285    48.606    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.163    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.163    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                 45.393    

Slack (MET) :             45.456ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.580ns (15.850%)  route 3.079ns (84.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.645     1.153    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.124     1.277 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.435     2.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.167    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.167    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 45.456    

Slack (MET) :             45.536ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.518ns (15.790%)  route 2.763ns (84.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.763     2.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.285    48.611    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.874    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.874    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 45.536    

Slack (MET) :             45.547ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.518ns (15.848%)  route 2.751ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.751     2.326    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 45.547    

Slack (MET) :             45.629ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.456ns (14.281%)  route 2.737ns (85.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.737     2.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.285    48.610    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.873    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.873    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                 45.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.404%)  route 0.778ns (82.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.778     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.625%)  route 0.822ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.822     0.367    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.285     0.029    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.168%)  route 0.656ns (75.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.656     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.245 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     0.075    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.181%)  route 0.850ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.850     0.394    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.828%)  route 0.879ns (86.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X40Y7          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.879     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.211    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.185ns (20.563%)  route 0.715ns (79.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.715     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.044     0.280 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.285    -0.016    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107     0.091    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.979%)  route 0.862ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.862     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.285     0.024    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.207    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.299%)  route 1.005ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.005     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.141ns (12.329%)  route 1.003ns (87.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.565    -0.616    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.003     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.141ns (12.230%)  route 1.012ns (87.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.012     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.285     0.028    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.324    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       44.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.890ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.456ns (11.575%)  route 3.484ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           3.484     2.994    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 44.890    

Slack (MET) :             45.155ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.456ns (12.405%)  route 3.220ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_dat_in_reg[3]/Q
                         net (fo=3, routed)           3.220     2.729    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 45.155    

Slack (MET) :             45.295ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.580ns (15.142%)  route 3.250ns (84.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.870     1.378    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.381     2.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.178    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.178    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                 45.295    

Slack (MET) :             45.349ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.456ns (13.092%)  route 3.027ns (86.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           3.027     2.535    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                 45.349    

Slack (MET) :             45.379ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.456ns (13.220%)  route 2.993ns (86.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.566    -0.946    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  fb_a_dat_in_reg[1]/Q
                         net (fo=3, routed)           2.993     2.504    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 45.379    

Slack (MET) :             45.403ns  (required time - arrival time)
  Source:                 fb_a_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.602%)  route 3.138ns (84.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 48.493 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X40Y9          FDRE                                         r  fb_a_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  fb_a_addr_reg[13]/Q
                         net (fo=4, routed)           1.684     1.192    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.124     1.316 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.454     2.770    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.489    48.493    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.892    
                         clock uncertainty           -0.276    48.616    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.173    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                 45.403    

Slack (MET) :             45.465ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.580ns (15.850%)  route 3.079ns (84.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.564    -0.948    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  fb_a_en_reg/Q
                         net (fo=6, routed)           1.645     1.153    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.124     1.277 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           1.435     2.712    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    48.177    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         48.177    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 45.465    

Slack (MET) :             45.546ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.518ns (15.790%)  route 2.763ns (84.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.763     2.338    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.494    48.498    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    48.897    
                         clock uncertainty           -0.276    48.621    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.884    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.884    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 45.546    

Slack (MET) :             45.557ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.518ns (15.848%)  route 2.751ns (84.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.569    -0.943    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           2.751     2.326    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 45.557    

Slack (MET) :             45.638ns  (required time - arrival time)
  Source:                 fb_a_dat_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk2cpu_ClockDivider_1 rise@50.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.456ns (14.281%)  route 2.737ns (85.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.563    -0.949    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  fb_a_dat_in_reg[2]/Q
                         net (fo=3, routed)           2.737     2.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    45.332 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    46.914    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    47.005 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.493    48.497    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    48.896    
                         clock uncertainty           -0.276    48.620    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    47.883    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.883    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                 45.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.164ns (17.404%)  route 0.778ns (82.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.778     0.323    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.625%)  route 0.822ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.822     0.367    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.276     0.019    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.202    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.168%)  route 0.656ns (75.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[12]/Q
                         net (fo=4, routed)           0.656     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.245 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.245    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     0.065    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.181%)  route 0.850ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y9          FDRE                                         r  fb_a_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[10]/Q
                         net (fo=3, routed)           0.850     0.394    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.141ns (13.828%)  route 0.879ns (86.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X40Y7          FDRE                                         r  fb_a_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[1]/Q
                         net (fo=3, routed)           0.879     0.400    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.201    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.185ns (20.563%)  route 0.715ns (79.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X41Y9          FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_en_reg/Q
                         net (fo=6, routed)           0.715     0.236    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ena
    SLICE_X45Y9          LUT3 (Prop_lut3_I1_O)        0.044     0.280 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.833    -0.857    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.107     0.081    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.979%)  route 0.862ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X42Y8          FDRE                                         r  fb_a_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_addr_reg[5]/Q
                         net (fo=3, routed)           0.862     0.407    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.873    -0.816    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.276     0.014    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.141ns (12.299%)  route 1.005ns (87.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_dat_in_reg[4]/Q
                         net (fo=3, routed)           1.005     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.141ns (12.329%)  route 1.003ns (87.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.565    -0.616    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.003     0.527    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.141ns (12.230%)  route 1.012ns (87.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.012     0.534    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.276     0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.314    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        5.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.937ns  (logic 1.272ns (11.631%)  route 9.665ns (88.369%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 15.117 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.671     9.857    ram0/douta[5]
    SLICE_X47Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.981 r  ram0/tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     9.981    ram0/tmp[13]_i_1_n_0
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.445    15.117    ram0/CLK
    SLICE_X47Y11         FDRE                                         r  ram0/tmp_reg[13]/C
                         clock pessimism              0.484    15.600    
                         clock uncertainty           -0.125    15.475    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.031    15.506    ram0/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 1.153ns (10.778%)  route 9.545ns (89.222%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.786     9.742    ram0/douta[1]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[1]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.081    15.399    ram0/dat_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.674ns  (logic 1.277ns (11.964%)  route 9.397ns (88.036%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.962     4.524    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y72          LUT6 (Prop_lut6_I2_O)        0.124     4.648 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.648    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_6_n_0
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     4.862 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.797     7.659    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.297     7.956 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=2, routed)           1.638     9.594    ram0/douta[1]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.718 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     9.718    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.032    15.508    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 1.148ns (10.876%)  route 9.407ns (89.124%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          5.122     4.684    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.808 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.808    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.209     5.017 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.872     7.889    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.297     8.186 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.413     9.599    ram0/douta[5]
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.058    15.422    ram0/dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 1.311ns (12.662%)  route 9.043ns (87.338%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.757     9.274    ram0/douta[4]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.398 r  ram0/tmp[12]_i_1/O
                         net (fo=1, routed)           0.000     9.398    ram0/tmp[12]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[12]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.031    15.507    ram0/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 1.187ns (11.658%)  route 8.995ns (88.342%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 15.122 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.639     4.201    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     4.325 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.325    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y70          MUXF7 (Prop_muxf7_I1_O)      0.247     4.572 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           2.647     7.219    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I0_O)        0.298     7.517 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.709     9.226    ram0/douta[4]
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.450    15.122    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
                         clock pessimism              0.484    15.605    
                         clock uncertainty           -0.125    15.480    
    SLICE_X48Y7          FDRE (Setup_fdre_C_D)       -0.061    15.419    ram0/dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 1.181ns (11.685%)  route 8.926ns (88.315%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.282     3.844    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.968    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I0_O)      0.241     4.209 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.840     7.049    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298     7.347 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           1.804     9.151    ram0/douta[6]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[6]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.105    15.374    ram0/dat_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 1.305ns (12.711%)  route 8.962ns (87.289%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.819     9.187    ram0/douta[7]
    SLICE_X52Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  ram0/tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     9.311    ram0/tmp[15]_i_1_n_0
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X52Y11         FDRE                                         r  ram0/tmp_reg[15]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.081    15.560    ram0/tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 1.277ns (12.764%)  route 8.728ns (87.236%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 15.118 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.308     3.870    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124     3.994 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.994    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_6_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I1_O)      0.214     4.208 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.537     6.745    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.297     7.042 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           1.883     8.925    ram0/douta[3]
    SLICE_X47Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.049 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000     9.049    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.446    15.118    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.484    15.601    
                         clock uncertainty           -0.125    15.476    
    SLICE_X47Y10         FDRE (Setup_fdre_C_D)        0.029    15.505    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 1.181ns (12.099%)  route 8.580ns (87.901%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.121 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.556    -0.956    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y50         FDRE                                         r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          4.640     4.202    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.326 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.326    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_5_n_0
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I0_O)      0.241     4.567 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.503     7.070    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.298     7.368 r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           1.437     8.805    ram0/douta[7]
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.449    15.121    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[7]/C
                         clock pessimism              0.484    15.604    
                         clock uncertainty           -0.125    15.479    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.103    15.376    ram0/dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ram0/ram_dat_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.731%)  route 0.627ns (79.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.559    -0.622    ram0/CLK
    SLICE_X42Y14         FDRE                                         r  ram0/ram_dat_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  ram0/ram_dat_in_reg[4]/Q
                         net (fo=32, routed)          0.627     0.169    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.125    -0.198    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.098    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.939%)  route 0.147ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y15         FDRE                                         r  ram0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.147    -0.333    ram0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.829    -0.861    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.125    -0.481    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.070    -0.411    ram0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.230%)  route 0.163ns (46.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.163    -0.317    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.272 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.125    -0.462    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092    -0.370    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.078%)  route 0.164ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.560    -0.621    ram0/CLK
    SLICE_X44Y14         FDRE                                         r  ram0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  ram0/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.164    -0.316    ram0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.045    -0.271 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.125    -0.462    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.371    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ram0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.323    ram0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X48Y21         FDRE                                         r  ram0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.125    -0.500    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.061    -0.439    ram0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.885%)  route 0.365ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[3]/Q
                         net (fo=32, routed)          0.365    -0.119    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.125    -0.427    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.244    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.776%)  route 0.367ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.557    -0.624    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  ram0/ram_addr_reg[0]/Q
                         net (fo=32, routed)          0.367    -0.117    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.125    -0.427    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.244    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ram0/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.326%)  route 0.375ns (72.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.556    -0.625    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  ram0/ram_addr_reg[7]/Q
                         net (fo=32, routed)          0.375    -0.109    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.863    -0.826    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.125    -0.427    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.244    ram0/mem0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[11]/Q
                         net (fo=2, routed)           0.168    -0.310    ram0/tmp_reg_n_0_[11]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  ram0/tmp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ram0/tmp[11]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[11]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.125    -0.494    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.091    -0.403    ram0/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ram0/tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram0/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.562    -0.619    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  ram0/tmp_reg[9]/Q
                         net (fo=2, routed)           0.170    -0.308    ram0/tmp_reg_n_0_[9]
    SLICE_X47Y10         LUT4 (Prop_lut4_I2_O)        0.045    -0.263 r  ram0/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ram0/tmp[9]_i_1_n_0
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.832    -0.858    ram0/CLK
    SLICE_X47Y10         FDRE                                         r  ram0/tmp_reg[9]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.125    -0.494    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.092    -0.402    ram0/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.977ns (39.333%)  route 3.049ns (60.667%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.518 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.249     3.767    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.303     4.070 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.081    15.300    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.274ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.767ns (35.838%)  route 3.163ns (64.162%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.309 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.363     3.672    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.974 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.974    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.029    15.248    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 11.274    

Slack (MET) :             11.410ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.749ns (36.454%)  route 3.049ns (63.546%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.290 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.249     3.538    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.841 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.841    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.285    15.221    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.031    15.252    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 11.410    

Slack (MET) :             11.489ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.845ns (39.113%)  route 2.872ns (60.887%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.383 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.072     3.455    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.761 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.761    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.250    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 11.489    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.861ns (40.163%)  route 2.773ns (59.837%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.973     3.378    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.677 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.677    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.077    15.296    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.633ns (36.065%)  route 2.895ns (63.935%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.178 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.095     3.272    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.299     3.571 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.571    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.285    15.221    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.029    15.250    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 11.678    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.959ns (44.057%)  route 2.488ns (55.943%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.497 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.687     3.184    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.490 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.490    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.032    15.251    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.881ns (43.466%)  route 2.446ns (56.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.423 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.646     3.069    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.371 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.371    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.285    15.219    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.250    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.910ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.731ns (40.253%)  route 2.569ns (59.747%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.269 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.769     3.038    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.344 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.285    15.222    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.032    15.254    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             11.916ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.307ns (30.453%)  route 2.985ns (69.547%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.848 r  ram0/ram_addr_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.185     3.032    ram0/ram_addr_reg[4]_i_2_n_6
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.335 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.285    15.223    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    15.252    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                 11.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.167%)  route 0.617ns (76.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.617     0.135    ram0/flags1_reg[15]_0[8]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.180    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.694%)  route 0.671ns (78.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.671     0.192    ram0/flags1_reg[15]_0[0]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.121     0.100    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.381%)  route 0.645ns (77.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.645     0.163    ram0/ram_addr_reg[16]_1[7]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.208 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.208    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.350%)  route 0.646ns (77.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X45Y17         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.646     0.164    ram0/ram_addr_reg[16]_1[2]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.285    -0.024    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.091     0.067    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.382ns (45.441%)  route 0.459ns (54.559%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X46Y21         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.237    -0.226    ram0/ram_addr_reg[16]_1[16]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.118 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.221     0.103    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.110     0.213 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.213    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.869    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.285    -0.028    
    SLICE_X44Y22         FDRE (Hold_fdre_C_D)         0.092     0.064    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.661     0.182    ram0/flags1_reg[15]_0[2]
    SLICE_X43Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.227 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.227    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091     0.070    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 flags1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.905%)  route 0.663ns (78.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y13         FDRE                                         r  flags1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  flags1_reg[14]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/flags1_reg[15]_0[11]
    SLICE_X43Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  ram0/ram_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_dat_in[6]_i_1_n_0
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.668     0.186    ram0/ram_addr_reg[16]_1[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.285    -0.025    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.067    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 flags1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.518%)  route 0.721ns (79.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[9]/Q
                         net (fo=2, routed)           0.721     0.239    ram0/flags1_reg[15]_0[6]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  ram0/ram_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ram0/ram_dat_in[1]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.120     0.099    ram0/ram_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.113%)  route 0.695ns (78.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.285ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X43Y10         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[15]/Q
                         net (fo=3, routed)           0.695     0.216    ram0/flags1_reg[15]_0[12]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.261 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.261    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.285    -0.021    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.071    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk6cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       11.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.239ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.977ns (39.333%)  route 3.049ns (60.667%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.518 r  ram0/ram_addr_reg[16]_i_3/O[1]
                         net (fo=1, routed)           1.249     3.767    ram0/ram_addr_reg[16]_i_3_n_6
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.303     4.070 r  ram0/ram_addr[14]_i_1__0/O
                         net (fo=1, routed)           0.000     4.070    ram0/ram_addr[14]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[14]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.081    15.309    ram0/ram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 11.239    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.767ns (35.838%)  route 3.163ns (64.162%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.309 r  ram0/ram_addr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           1.363     3.672    ram0/ram_addr_reg[12]_i_2_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.974 r  ram0/ram_addr[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.974    ram0/ram_addr[11]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[11]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.029    15.257    ram0/ram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.420ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.749ns (36.454%)  route 3.049ns (63.546%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.290 r  ram0/ram_addr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           1.249     3.538    ram0/ram_addr_reg[8]_i_2_n_6
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.303     3.841 r  ram0/ram_addr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.841    ram0/ram_addr[6]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[6]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.276    15.230    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.031    15.261    ram0/ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -3.841    
  -------------------------------------------------------------------
                         slack                                 11.420    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.845ns (39.113%)  route 2.872ns (60.887%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.383 r  ram0/ram_addr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           1.072     3.455    ram0/ram_addr_reg[12]_i_2_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.761 r  ram0/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.761    ram0/ram_addr[12]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[12]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.628ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.861ns (40.163%)  route 2.773ns (59.837%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.406 r  ram0/ram_addr_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.973     3.378    ram0/ram_addr_reg[16]_i_3_n_7
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.677 r  ram0/ram_addr[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.677    ram0/ram_addr[13]_i_1__0_n_0
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X46Y22         FDRE                                         r  ram0/ram_addr_reg[13]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X46Y22         FDRE (Setup_fdre_C_D)        0.077    15.305    ram0/ram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                 11.628    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.633ns (36.065%)  route 2.895ns (63.935%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 15.108 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.178 r  ram0/ram_addr_reg[8]_i_2/O[0]
                         net (fo=1, routed)           1.095     3.272    ram0/ram_addr_reg[8]_i_2_n_7
    SLICE_X44Y21         LUT4 (Prop_lut4_I2_O)        0.299     3.571 r  ram0/ram_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.571    ram0/ram_addr[5]_i_1__0_n_0
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.436    15.108    ram0/CLK
    SLICE_X44Y21         FDRE                                         r  ram0/ram_addr_reg[5]/C
                         clock pessimism              0.398    15.506    
                         clock uncertainty           -0.276    15.230    
    SLICE_X44Y21         FDRE (Setup_fdre_C_D)        0.029    15.259    ram0/ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.770ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.959ns (44.057%)  route 2.488ns (55.943%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.497 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.687     3.184    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.306     3.490 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     3.490    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.032    15.260    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                 11.770    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.881ns (43.466%)  route 2.446ns (56.534%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 15.106 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  ram0/ram_addr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.070    ram0/ram_addr_reg[8]_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  ram0/ram_addr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.184    ram0/ram_addr_reg[12]_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.423 r  ram0/ram_addr_reg[16]_i_3/O[2]
                         net (fo=1, routed)           0.646     3.069    ram0/ram_addr_reg[16]_i_3_n_5
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.302     3.371 r  ram0/ram_addr[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.371    ram0/ram_addr[15]_i_1__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.434    15.106    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[15]/C
                         clock pessimism              0.398    15.504    
                         clock uncertainty           -0.276    15.228    
    SLICE_X44Y22         FDRE (Setup_fdre_C_D)        0.031    15.259    ram0/ram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.919ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.731ns (40.253%)  route 2.569ns (59.747%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 15.109 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.956 r  ram0/ram_addr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.956    ram0/ram_addr_reg[4]_i_2_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.269 r  ram0/ram_addr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.769     3.038    ram0/ram_addr_reg[8]_i_2_n_4
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.306     3.344 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.437    15.109    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.398    15.507    
                         clock uncertainty           -0.276    15.231    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.032    15.263    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 11.919    

Slack (MET) :             11.926ns  (required time - arrival time)
  Source:                 ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk6cpu_ClockDivider_1 rise@16.667ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 1.307ns (30.453%)  route 2.985ns (69.547%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 15.110 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.555    -0.957    clk_cpu
    SLICE_X43Y18         FDRE                                         r  ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  ram_addr_reg[1]/Q
                         net (fo=2, routed)           1.800     1.300    ram0/ram_addr_reg[16]_1[1]
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     1.848 r  ram0/ram_addr_reg[4]_i_2/O[1]
                         net (fo=1, routed)           1.185     3.032    ram0/ram_addr_reg[4]_i_2_n_6
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.303     3.335 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.335    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.217    11.999 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    13.580    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.671 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.438    15.110    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.398    15.508    
                         clock uncertainty           -0.276    15.232    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.029    15.261    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                 11.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 flags1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.167%)  route 0.617ns (76.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[11]/Q
                         net (fo=2, routed)           0.617     0.135    ram0/flags1_reg[15]_0[8]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.180 r  ram0/ram_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.180    ram0/ram_dat_in[3]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 flags1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.694%)  route 0.671ns (78.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[0]/Q
                         net (fo=2, routed)           0.671     0.192    ram0/flags1_reg[15]_0[0]
    SLICE_X42Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  ram0/ram_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.237    ram0/ram_dat_in[0]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.121     0.090    ram0/ram_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.381%)  route 0.645ns (77.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X44Y17         FDRE                                         r  ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.645     0.163    ram0/ram_addr_reg[16]_1[7]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.208 r  ram0/ram_addr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.208    ram0/ram_addr[7]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.057    ram0/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.350%)  route 0.646ns (77.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.558    -0.623    clk_cpu
    SLICE_X45Y17         FDRE                                         r  ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  ram_addr_reg[2]/Q
                         net (fo=2, routed)           0.646     0.164    ram0/ram_addr_reg[16]_1[2]
    SLICE_X45Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.209 r  ram0/ram_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    ram0/ram_addr[2]_i_1_n_0
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.825    -0.865    ram0/CLK
    SLICE_X45Y18         FDRE                                         r  ram0/ram_addr_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.276    -0.034    
    SLICE_X45Y18         FDRE (Hold_fdre_C_D)         0.091     0.057    ram0/ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.382ns (45.441%)  route 0.459ns (54.559%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X46Y21         FDRE                                         r  ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.237    -0.226    ram0/ram_addr_reg[16]_1[16]
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.118 r  ram0/ram_addr_reg[16]_i_3/O[3]
                         net (fo=1, routed)           0.221     0.103    ram0/ram_addr_reg[16]_i_3_n_4
    SLICE_X44Y22         LUT4 (Prop_lut4_I2_O)        0.110     0.213 r  ram0/ram_addr[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.213    ram0/ram_addr[16]_i_2__0_n_0
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.821    -0.869    ram0/CLK
    SLICE_X44Y22         FDRE                                         r  ram0/ram_addr_reg[16]/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.276    -0.038    
    SLICE_X44Y22         FDRE (Hold_fdre_C_D)         0.092     0.054    ram0/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 flags1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X47Y12         FDRE                                         r  flags1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[2]/Q
                         net (fo=2, routed)           0.661     0.182    ram0/flags1_reg[15]_0[2]
    SLICE_X43Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.227 r  ram0/ram_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.227    ram0/ram_dat_in[2]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091     0.060    ram0/ram_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 flags1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.905%)  route 0.663ns (78.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.560    -0.621    clk_cpu
    SLICE_X44Y13         FDRE                                         r  flags1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  flags1_reg[14]/Q
                         net (fo=2, routed)           0.663     0.183    ram0/flags1_reg[15]_0[11]
    SLICE_X43Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  ram0/ram_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    ram0/ram_dat_in[6]_i_1_n_0
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y14         FDRE                                         r  ram0/ram_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.791%)  route 0.668ns (78.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.668     0.186    ram0/ram_addr_reg[16]_1[8]
    SLICE_X44Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.231 r  ram0/ram_addr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    ram0/ram_addr[8]_i_1__0_n_0
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.824    -0.866    ram0/CLK
    SLICE_X44Y19         FDRE                                         r  ram0/ram_addr_reg[8]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.276    -0.035    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.092     0.057    ram0/ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 flags1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.518%)  route 0.721ns (79.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  flags1_reg[9]/Q
                         net (fo=2, routed)           0.721     0.239    ram0/flags1_reg[15]_0[6]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  ram0/ram_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ram0/ram_dat_in[1]_i_1_n_0
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X42Y13         FDRE                                         r  ram0/ram_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.120     0.089    ram0/ram_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 flags1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/ram_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk6cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk6cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.113%)  route 0.695ns (78.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.561    -0.620    clk_cpu
    SLICE_X43Y10         FDRE                                         r  flags1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  flags1_reg[15]/Q
                         net (fo=3, routed)           0.695     0.216    ram0/flags1_reg[15]_0[12]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.261 r  ram0/ram_dat_in[7]_i_1/O
                         net (fo=1, routed)           0.000     0.261    ram0/ram_dat_in[7]_i_1_n_0
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.828    -0.862    ram0/CLK
    SLICE_X43Y13         FDRE                                         r  ram0/ram_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     0.061    ram0/ram_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       43.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.090ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        6.412ns  (logic 2.826ns (44.076%)  route 3.586ns (55.924%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.166    52.720    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.844 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.271    54.115    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.124    54.239 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.149    55.388    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    55.512 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.512    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -55.512    
  -------------------------------------------------------------------
                         slack                                 43.090    

Slack (MET) :             43.603ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.906ns  (logic 2.826ns (47.850%)  route 3.080ns (52.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.137    52.687    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    52.811 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.971    53.782    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.906 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.972    54.878    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.002 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.002    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -55.002    
  -------------------------------------------------------------------
                         slack                                 43.603    

Slack (MET) :             43.621ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.880ns  (logic 2.826ns (48.057%)  route 3.054ns (51.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.588    53.143    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.267 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.300    53.567    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.691 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.166    54.857    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.981 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    54.981    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.276    98.573    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.602    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 43.621    

Slack (MET) :             43.628ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.874ns  (logic 2.826ns (48.106%)  route 3.048ns (51.894%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.211    52.766    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    52.890 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.881    53.771    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.895 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.957    54.851    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    54.975 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    54.975    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -54.975    
  -------------------------------------------------------------------
                         slack                                 43.628    

Slack (MET) :             43.769ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.736ns  (logic 2.826ns (49.264%)  route 2.910ns (50.736%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.161    52.711    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I4_O)        0.124    52.835 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.863    53.698    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.822 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.887    54.708    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.832 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    54.832    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -54.832    
  -------------------------------------------------------------------
                         slack                                 43.769    

Slack (MET) :             43.842ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.713ns  (logic 2.826ns (49.469%)  route 2.887ns (50.531%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.298    52.852    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.976 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.765    53.741    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.124    53.865 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.823    54.689    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.124    54.813 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    54.813    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.276    98.577    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.654    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -54.813    
  -------------------------------------------------------------------
                         slack                                 43.842    

Slack (MET) :             44.063ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        5.474ns  (logic 2.914ns (53.229%)  route 2.560ns (46.771%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.353    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.207    54.239    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.363 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000    54.363    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    54.575 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    54.575    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.638    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -54.575    
  -------------------------------------------------------------------
                         slack                                 44.063    

Slack (MET) :             44.548ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider rise@50.000ns)
  Data Path Delay:        4.956ns  (logic 2.702ns (54.517%)  route 2.254ns (45.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 98.454 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.223    52.778    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.902 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.031    53.933    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    54.057 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.057    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.449    98.454    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.852    
                         clock uncertainty           -0.276    98.576    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.029    98.605    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                         -54.057    
  -------------------------------------------------------------------
                         slack                                 44.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.319%)  route 0.760ns (76.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.394    -0.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.365     0.327    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.372    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.091     0.067    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.276ns (26.261%)  route 0.775ns (73.739%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.246    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.111    -0.090    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.045 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.432     0.388    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.433 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.433    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.293ns (25.860%)  route 0.840ns (74.140%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.391    -0.086    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.041 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.449     0.408    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.453 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000     0.453    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     0.515 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.515    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     0.078    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.276ns (22.987%)  route 0.925ns (77.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.407    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.025 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.228     0.203    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.289     0.537    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.582 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.582    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X52Y10         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.276ns (20.692%)  route 1.058ns (79.308%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.389    -0.088    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.043 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.326     0.283    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.328 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.343     0.671    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.716 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.716    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.317ns (23.445%)  route 1.035ns (76.555%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.421    -0.069    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.030 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.285     0.315    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.360 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.329     0.689    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.734    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.317ns (23.069%)  route 1.057ns (76.931%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.420    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.293     0.322    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.367 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.344     0.711    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.756 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.756    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.276ns (17.734%)  route 1.280ns (82.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.411    -0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.022 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.469     0.447    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.045     0.492 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.401     0.893    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.876    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.706ns  (logic 6.469ns (41.187%)  route 9.237ns (58.813%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 82.390 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.568    82.390    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456    82.846 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.925    83.771    ram0/Q[9]
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.124    83.895 r  ram0/fb_a_dat_in[3]_i_639/O
                         net (fo=1, routed)           0.000    83.895    ram0/fb_a_dat_in[3]_i_639_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.408 r  ram0/fb_a_dat_in_reg[3]_i_590/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[3]_i_590_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.723 r  ram0/fb_a_dat_in_reg[3]_i_514/O[3]
                         net (fo=12, routed)          1.156    85.878    ram0_n_42
    SLICE_X45Y12         LUT4 (Prop_lut4_I0_O)        0.307    86.185 r  fb_a_dat_in[3]_i_520/O
                         net (fo=1, routed)           0.000    86.185    fb_a_dat_in[3]_i_520_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.825 r  fb_a_dat_in_reg[3]_i_421/O[3]
                         net (fo=3, routed)           0.591    87.416    fb_a_dat_in_reg[3]_i_421_n_4
    SLICE_X45Y11         LUT4 (Prop_lut4_I2_O)        0.306    87.722 r  fb_a_dat_in[3]_i_512/O
                         net (fo=1, routed)           0.000    87.722    fb_a_dat_in[3]_i_512_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.302 r  fb_a_dat_in_reg[3]_i_416/O[2]
                         net (fo=1, routed)           0.425    88.728    ram0/dat_r_reg[15]_1[2]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.302    89.030 r  ram0/fb_a_dat_in[3]_i_355/O
                         net (fo=1, routed)           0.000    89.030    ram0/fb_a_dat_in[3]_i_355_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.610 r  ram0/fb_a_dat_in_reg[3]_i_262/O[2]
                         net (fo=14, routed)          0.476    90.085    ram0_n_57
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.302    90.387 r  fb_a_dat_in[3]_i_273/O
                         net (fo=10, routed)          0.610    90.997    fb_a_dat_in[3]_i_273_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.121 r  fb_a_dat_in[3]_i_275/O
                         net (fo=4, routed)           0.603    91.725    fb_a_dat_in[3]_i_275_n_0
    SLICE_X44Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.849 r  fb_a_dat_in[3]_i_200/O
                         net (fo=1, routed)           0.000    91.849    fb_a_dat_in[3]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.381 r  fb_a_dat_in_reg[3]_i_121/CO[3]
                         net (fo=14, routed)          1.005    93.386    fb_a_dat_in_reg[3]_i_121_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I1_O)        0.124    93.510 r  fb_a_dat_in[3]_i_254/O
                         net (fo=1, routed)           0.480    93.990    fb_a_dat_in[3]_i_254_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    94.386 r  fb_a_dat_in_reg[3]_i_194/CO[3]
                         net (fo=4, routed)           0.621    95.007    fb_a_dat_in_reg[3]_i_194_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    95.131 r  fb_a_dat_in[0]_i_118/O
                         net (fo=1, routed)           0.403    95.534    ram0/dat_r_reg[9]_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.658 r  ram0/fb_a_dat_in[0]_i_69/O
                         net (fo=1, routed)           0.624    96.282    ram0/fb_a_dat_in[0]_i_69_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    96.406 r  ram0/fb_a_dat_in[0]_i_38/O
                         net (fo=1, routed)           0.579    96.985    ram0/fb_a_dat_in[0]_i_38_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.109 f  ram0/fb_a_dat_in[0]_i_18/O
                         net (fo=1, routed)           0.433    97.543    ram0/fb_a_dat_in[0]_i_18_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.124    97.667 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.306    97.972    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    98.096 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.096    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -98.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.668ns  (logic 7.471ns (47.682%)  route 8.197ns (52.318%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.633    95.261    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.313    95.574 r  fb_a_dat_in[1]_i_169/O
                         net (fo=1, routed)           0.434    96.008    fb_a_dat_in[1]_i_169_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.132 r  fb_a_dat_in[1]_i_137/O
                         net (fo=1, routed)           0.435    96.567    fb_a_dat_in[1]_i_137_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    96.691 r  fb_a_dat_in[1]_i_71/O
                         net (fo=1, routed)           0.301    96.992    fb_a_dat_in[1]_i_71_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.116 r  fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.154    97.270    ram0/op3_reg[5]_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.394 r  ram0/fb_a_dat_in[1]_i_16/O
                         net (fo=1, routed)           0.263    97.657    ram0/fb_a_dat_in[1]_i_16_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.781 r  ram0/fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.154    97.935    keyboard0/dat_r_reg[1]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    98.059 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.059    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -98.059    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.502ns  (logic 7.347ns (47.393%)  route 8.155ns (52.607%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.296    96.816    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I3_O)        0.124    96.940 r  ram0/fb_a_dat_in[5]_i_14/O
                         net (fo=1, routed)           0.302    97.242    ram0/fb_a_dat_in[5]_i_14_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.366 r  ram0/fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.403    97.769    keyboard0/state_reg[1]_1
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.893 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.893    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -97.893    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.507ns  (logic 7.347ns (47.380%)  route 8.160ns (52.620%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.510    95.138    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X52Y13         LUT5 (Prop_lut5_I1_O)        0.313    95.451 r  fb_a_dat_in[6]_i_151/O
                         net (fo=1, routed)           0.574    96.025    fb_a_dat_in[6]_i_151_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124    96.149 r  fb_a_dat_in[6]_i_91/O
                         net (fo=1, routed)           0.423    96.572    ram0/cursor_reg[0]_rep__1_1
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    96.696 f  ram0/fb_a_dat_in[6]_i_37/O
                         net (fo=1, routed)           0.162    96.858    ram0/fb_a_dat_in[6]_i_37_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    96.982 r  ram0/fb_a_dat_in[6]_i_11/O
                         net (fo=1, routed)           0.171    97.153    ram0/fb_a_dat_in[6]_i_11_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124    97.277 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.496    97.774    keyboard0/cursor_reg[2]_rep__1_2
    SLICE_X52Y10         LUT6 (Prop_lut6_I3_O)        0.124    97.898 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.898    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.276    98.577    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.654    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -97.897    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.249ns  (logic 7.440ns (48.791%)  route 7.809ns (51.209%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.500    97.020    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.144 f  ram0/fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.154    97.299    keyboard0/cursor_reg[1]
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.423 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    97.423    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    97.640 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    97.640    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.638    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -97.640    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.094ns  (logic 7.471ns (49.497%)  route 7.623ns (50.503%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.489    95.117    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.430 r  fb_a_dat_in[2]_i_148/O
                         net (fo=1, routed)           0.154    95.584    fb_a_dat_in[2]_i_148_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I3_O)        0.124    95.708 r  fb_a_dat_in[2]_i_84/O
                         net (fo=1, routed)           0.291    95.999    ram0/cursor_reg[2]_rep_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124    96.123 r  ram0/fb_a_dat_in[2]_i_34/O
                         net (fo=1, routed)           0.295    96.417    ram0/fb_a_dat_in[2]_i_34_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124    96.541 r  ram0/fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.154    96.695    ram0/fb_a_dat_in[2]_i_15_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    96.819 r  ram0/fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.263    97.082    ram0/fb_a_dat_in[2]_i_8_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.206 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.361    keyboard0/dat_r_reg[1]_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.485 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.485    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -97.485    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        15.015ns  (logic 7.347ns (48.932%)  route 7.668ns (51.068%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 r  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.172    95.621    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.745 r  fb_a_dat_in[3]_i_107/O
                         net (fo=1, routed)           0.288    96.033    ram0/checksum_reg[7]
    SLICE_X53Y15         LUT4 (Prop_lut4_I1_O)        0.124    96.157 r  ram0/fb_a_dat_in[3]_i_50/O
                         net (fo=1, routed)           0.573    96.730    ram0/fb_a_dat_in[3]_i_50_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.124    96.854 r  ram0/fb_a_dat_in[3]_i_22/O
                         net (fo=1, routed)           0.149    97.003    ram0/fb_a_dat_in[3]_i_22_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.127 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.154    97.282    keyboard0/cursor_reg[2]_rep__1_4
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.406 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    97.406    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.276    98.573    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.602    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -97.406    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.871ns  (logic 1.040ns (11.723%)  route 7.831ns (88.277%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.830    90.121    ram0/pc[16]_i_6_n_0
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    90.245 r  ram0/pc[3]_i_2/O
                         net (fo=2, routed)           0.679    90.924    ram0/pc[3]_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    91.048 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.000    91.048    ram0/ram_addr[3]_i_2_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    91.260 r  ram0/ram_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    91.260    ram_addr[3]
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.441    98.446    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X45Y16         FDRE (Setup_fdre_C_D)        0.064    98.632    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                         -91.260    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.807ns  (logic 0.828ns (9.402%)  route 7.979ns (90.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.716    90.007    ram0/pc[16]_i_6_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    90.131 r  ram0/pc[10]_i_3/O
                         net (fo=2, routed)           0.941    91.072    ram0/pc[10]_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    91.196 r  ram0/ram_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    91.196    ram_addr[10]
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.029    98.596    ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -91.196    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider rise@83.333ns)
  Data Path Delay:        8.799ns  (logic 0.828ns (9.410%)  route 7.971ns (90.590%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          2.063    90.354    ram0/pc[16]_i_6_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    90.478 r  ram0/pc[9]_i_3/O
                         net (fo=2, routed)           0.587    91.064    ram0/pc[9]_i_3_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    91.188 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    91.188    pc[9]
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.444    98.449    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.276    98.571    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.029    98.600    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                         -91.188    
  -------------------------------------------------------------------
                         slack                                  7.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.704     0.229    ram0/Q[3]
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.274 r  ram0/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.274    pc[3]
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.826    -0.864    clk_cpu
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.091     0.058    pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.252%)  route 0.783ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.783     0.308    dat_r[0]
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.866    -0.824    clk_cpu
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.276     0.007    
    SLICE_X62Y3          FDRE (Hold_fdre_C_D)         0.070     0.077    flags2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.850%)  route 0.749ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.749     0.273    dat_r[5]
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.052     0.026    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.019%)  route 0.792ns (80.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[15]/Q
                         net (fo=79, routed)          0.792     0.316    ram0/Q[15]
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.361    ram0_n_85
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X54Y2          FDRE (Hold_fdre_C_D)         0.121     0.100    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.002%)  route 0.793ns (80.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.793     0.317    ram0/Q[4]
    SLICE_X54Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  ram0/op2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    ram0_n_156
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.120     0.099    op2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.108%)  route 0.787ns (80.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.787     0.312    ram0/Q[4]
    SLICE_X55Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    ram0_n_149
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.091     0.070    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.945%)  route 0.802ns (85.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.802     0.327    dat_r[9]
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.828    -0.862    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.070     0.039    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.012%)  route 0.798ns (84.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.798     0.323    dat_r[3]
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.276    -0.022    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.052     0.030    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.390%)  route 0.825ns (81.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X48Y10         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[13]/Q
                         net (fo=77, routed)          0.825     0.349    ram0/Q[13]
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  ram0/op2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.394    ram0_n_155
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.121     0.100    op2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_fetch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.589%)  route 0.748ns (76.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.475    -0.000    ram0/Q[3]
    SLICE_X44Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  ram0/op2_fetch_i_3/O
                         net (fo=1, routed)           0.273     0.318    ram0/op2_fetch8_out
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  ram0/op2_fetch_i_1/O
                         net (fo=1, routed)           0.000     0.363    ram0_n_162
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.091     0.066    op2_fetch_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       72.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.404ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 8.299ns (30.248%)  route 19.137ns (69.752%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.545    23.434    cursor[12]_i_13_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    23.558 r  cursor[9]_i_15/O
                         net (fo=1, routed)           0.717    24.275    keyboard0/cursor_reg[10]_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  keyboard0/cursor[9]_i_7/O
                         net (fo=1, routed)           1.166    25.565    keyboard0/cursor[9]_i_7_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    25.689 r  keyboard0/cursor[9]_i_3/O
                         net (fo=1, routed)           0.665    26.354    ram0/state_reg[0]_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.124    26.478 r  ram0/cursor[9]_i_1/O
                         net (fo=1, routed)           0.000    26.478    ram0_n_120
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.435    98.440    clk_cpu
    SLICE_X41Y21         FDRE                                         r  cursor_reg[9]/C
                         clock pessimism              0.578    99.017    
                         clock uncertainty           -0.165    98.852    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.029    98.881    cursor_reg[9]
  -------------------------------------------------------------------
                         required time                         98.881    
                         arrival time                         -26.478    
  -------------------------------------------------------------------
                         slack                                 72.404    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.426ns  (logic 8.299ns (30.260%)  route 19.127ns (69.740%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.171    26.344    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.468 r  keyboard0/cursor[2]_i_1/O
                         net (fo=1, routed)           0.000    26.468    keyboard0_n_44
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.029    98.886    cursor_reg[2]
  -------------------------------------------------------------------
                         required time                         98.886    
                         arrival time                         -26.468    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        27.428ns  (logic 8.299ns (30.257%)  route 19.129ns (69.743%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           1.173    26.346    keyboard0/cursor[2]_i_2_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    26.470 r  keyboard0/cursor[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    26.470    keyboard0_n_57
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X41Y16         FDRE                                         r  cursor_reg[2]_rep/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.031    98.888    cursor_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -26.470    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             73.108ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.785ns  (logic 8.299ns (30.984%)  route 18.486ns (69.016%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.530    25.702    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.826 r  keyboard0/cursor[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    25.826    keyboard0_n_58
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__0/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.077    98.934    cursor_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         98.934    
                         arrival time                         -25.826    
  -------------------------------------------------------------------
                         slack                                 73.108    

Slack (MET) :             73.115ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.782ns  (logic 8.299ns (30.987%)  route 18.483ns (69.013%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.399    23.288    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  cursor[2]_i_7/O
                         net (fo=1, routed)           0.806    24.218    keyboard0/cursor_reg[13]_10
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124    24.342 f  keyboard0/cursor[2]_i_4/O
                         net (fo=1, routed)           0.707    25.049    keyboard0/cursor[2]_i_4_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.124    25.173 r  keyboard0/cursor[2]_i_2/O
                         net (fo=4, routed)           0.527    25.699    keyboard0/cursor[2]_i_2_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.823 r  keyboard0/cursor[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    25.823    keyboard0_n_59
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X42Y16         FDRE                                         r  cursor_reg[2]_rep__1/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.165    98.857    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)        0.081    98.938    cursor_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -25.823    
  -------------------------------------------------------------------
                         slack                                 73.115    

Slack (MET) :             73.165ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.701ns  (logic 8.299ns (31.082%)  route 18.402ns (68.918%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.975    23.863    keyboard0/cursor_reg[3]_3
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.987 r  keyboard0/cursor[5]_i_8/O
                         net (fo=1, routed)           0.282    24.269    keyboard0/cursor[5]_i_8_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.124    24.393 r  keyboard0/cursor[5]_i_4/O
                         net (fo=1, routed)           0.600    24.994    keyboard0/cursor[5]_i_4_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    25.118 r  keyboard0/cursor[5]_i_2/O
                         net (fo=1, routed)           0.501    25.618    keyboard0/cursor[5]_i_2_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.742 r  keyboard0/cursor[5]_i_1/O
                         net (fo=1, routed)           0.000    25.742    keyboard0_n_41
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.165    98.876    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.031    98.907    cursor_reg[5]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -25.742    
  -------------------------------------------------------------------
                         slack                                 73.165    

Slack (MET) :             73.209ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.615ns  (logic 8.299ns (31.181%)  route 18.316ns (68.819%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.880    22.769    keyboard0/cursor_reg[3]_3
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.893 f  keyboard0/cursor[13]_i_19/O
                         net (fo=1, routed)           0.724    23.617    keyboard0/cursor[13]_i_19_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.741 f  keyboard0/cursor[13]_i_14/O
                         net (fo=1, routed)           0.868    24.609    keyboard0/cursor[13]_i_14_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    24.733 f  keyboard0/cursor[13]_i_9/O
                         net (fo=1, routed)           0.800    25.533    keyboard0/cursor[13]_i_9_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    25.657 r  keyboard0/cursor[13]_i_2/O
                         net (fo=1, routed)           0.000    25.657    keyboard0_n_35
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.434    98.439    clk_cpu
    SLICE_X37Y19         FDRE                                         r  cursor_reg[13]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.165    98.837    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.029    98.866    cursor_reg[13]
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -25.657    
  -------------------------------------------------------------------
                         slack                                 73.209    

Slack (MET) :             73.231ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.636ns  (logic 8.299ns (31.157%)  route 18.337ns (68.843%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.396    23.285    cursor[12]_i_13_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.409 r  cursor[8]_i_10/O
                         net (fo=1, routed)           0.161    23.570    keyboard0/cursor_reg[10]
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    23.694 f  keyboard0/cursor[8]_i_4/O
                         net (fo=1, routed)           0.937    24.630    keyboard0/cursor[8]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    24.754 r  keyboard0/cursor[8]_i_2/O
                         net (fo=1, routed)           0.799    25.554    ram0/state_reg[0]_1
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    25.678 r  ram0/cursor[8]_i_1/O
                         net (fo=1, routed)           0.000    25.678    ram0_n_121
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[8]/C
                         clock pessimism              0.601    99.041    
                         clock uncertainty           -0.165    98.876    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.032    98.908    cursor_reg[8]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                 73.231    

Slack (MET) :             73.236ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.607ns  (logic 8.299ns (31.191%)  route 18.308ns (68.809%))
  Logic Levels:           31  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          0.676    22.565    keyboard0/cursor_reg[3]_3
    SLICE_X30Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.689 f  keyboard0/cursor[3]_i_7/O
                         net (fo=1, routed)           0.941    23.629    keyboard0/cursor[3]_i_7_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    23.753 f  keyboard0/cursor[3]_i_4/O
                         net (fo=1, routed)           0.857    24.610    keyboard0/cursor[3]_i_4_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.124    24.734 r  keyboard0/cursor[3]_i_2/O
                         net (fo=1, routed)           0.790    25.524    keyboard0/cursor[3]_i_2_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.648 r  keyboard0/cursor[3]_i_1/O
                         net (fo=1, routed)           0.000    25.648    keyboard0_n_43
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X41Y19         FDRE                                         r  cursor_reg[3]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031    98.884    cursor_reg[3]
  -------------------------------------------------------------------
                         required time                         98.884    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 73.236    

Slack (MET) :             73.239ns  (required time - arrival time)
  Source:                 cursor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cursor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        26.601ns  (logic 8.423ns (31.664%)  route 18.178ns (68.336%))
  Logic Levels:           32  (CARRY4=14 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.553    -0.959    clk_cpu
    SLICE_X41Y20         FDRE                                         r  cursor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  cursor_reg[5]/Q
                         net (fo=79, routed)          2.956     2.453    cursor_reg_n_0_[5]
    SLICE_X42Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.577 r  next_state[2]_i_51/O
                         net (fo=3, routed)           1.012     3.589    next_state[2]_i_51_n_0
    SLICE_X38Y12         LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  next_state[2]_i_20/O
                         net (fo=4, routed)           0.991     4.704    next_state[2]_i_20_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  cursor[12]_i_123/O
                         net (fo=1, routed)           0.000     4.828    cursor[12]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.434 r  cursor_reg[12]_i_104/O[3]
                         net (fo=2, routed)           0.810     6.244    cursor_reg[12]_i_104_n_4
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.306     6.550 r  cursor[12]_i_117/O
                         net (fo=1, routed)           0.000     6.550    cursor[12]_i_117_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     6.780 r  cursor_reg[12]_i_103/O[1]
                         net (fo=1, routed)           0.951     7.731    cursor_reg[12]_i_103_n_6
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.306     8.037 r  cursor[12]_i_80/O
                         net (fo=1, routed)           0.000     8.037    cursor[12]_i_80_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.438 r  cursor_reg[12]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.438    cursor_reg[12]_i_63_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.660 r  cursor_reg[12]_i_64/O[0]
                         net (fo=7, routed)           1.337     9.997    cursor_reg[12]_i_64_n_7
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.299    10.296 r  cursor[7]_i_24/O
                         net (fo=1, routed)           0.000    10.296    cursor[7]_i_24_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.676 r  cursor_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.676    cursor_reg[7]_i_12_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 f  cursor_reg[12]_i_18/O[1]
                         net (fo=9, routed)           0.853    11.852    cursor_reg[12]_i_18_n_6
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.306    12.158 r  cursor[9]_i_47/O
                         net (fo=1, routed)           0.000    12.158    cursor[9]_i_47_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.690 r  cursor_reg[9]_i_20/CO[3]
                         net (fo=55, routed)          1.660    14.350    cursor_reg[9]_i_20_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    14.474 r  cursor[12]_i_126/O
                         net (fo=1, routed)           0.000    14.474    cursor[12]_i_126_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.875 r  cursor_reg[12]_i_107/CO[3]
                         net (fo=1, routed)           0.000    14.875    cursor_reg[12]_i_107_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  cursor_reg[12]_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.989    cursor_reg[12]_i_94_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  cursor_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.103    cursor_reg[12]_i_72_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.416 r  cursor_reg[12]_i_62/O[3]
                         net (fo=2, routed)           0.961    16.377    cursor_reg[12]_i_62_n_4
    SLICE_X31Y18         LUT4 (Prop_lut4_I3_O)        0.306    16.683 r  cursor[12]_i_43/O
                         net (fo=1, routed)           0.000    16.683    cursor[12]_i_43_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.081 r  cursor_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.081    cursor_reg[12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.303 f  cursor_reg[12]_i_60/O[0]
                         net (fo=1, routed)           0.772    18.074    cursor_reg[12]_i_60_n_7
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.299    18.373 r  cursor[12]_i_35/O
                         net (fo=1, routed)           0.000    18.373    cursor[12]_i_35_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.774 r  cursor_reg[12]_i_16/CO[3]
                         net (fo=8, routed)           1.141    19.915    cursor_reg[12]_i_16_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124    20.039 r  cursor[13]_i_21/O
                         net (fo=2, routed)           1.030    21.069    cursor[13]_i_21_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I3_O)        0.124    21.193 r  cursor[12]_i_23/O
                         net (fo=1, routed)           0.571    21.765    cursor[12]_i_23_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    21.889 f  cursor[12]_i_13/O
                         net (fo=12, routed)          1.263    23.151    keyboard0/cursor_reg[3]_3
    SLICE_X34Y20         LUT5 (Prop_lut5_I4_O)        0.124    23.275 r  keyboard0/cursor[10]_i_18/O
                         net (fo=1, routed)           0.808    24.084    keyboard0/cursor[10]_i_18_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.208 r  keyboard0/cursor[10]_i_14/O
                         net (fo=1, routed)           0.461    24.668    keyboard0/cursor[10]_i_14_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    24.792 r  keyboard0/cursor[10]_i_5/O
                         net (fo=1, routed)           0.159    24.951    keyboard0/cursor[10]_i_5_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    25.075 r  keyboard0/cursor[10]_i_2/O
                         net (fo=1, routed)           0.444    25.519    keyboard0/cursor[10]_i_2_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.643 r  keyboard0/cursor[10]_i_1/O
                         net (fo=1, routed)           0.000    25.643    keyboard0_n_38
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.436    98.441    clk_cpu
    SLICE_X40Y19         FDRE                                         r  cursor_reg[10]/C
                         clock pessimism              0.578    99.018    
                         clock uncertainty           -0.165    98.853    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.029    98.882    cursor_reg[10]
  -------------------------------------------------------------------
                         required time                         98.882    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                 73.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.552    -0.629    keyboard0/clk_cpu
    SLICE_X34Y28         FDRE                                         r  keyboard0/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  keyboard0/ascii_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.355    keyboard0/ascii_reg_n_0_[3]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[3]/C
                         clock pessimism              0.255    -0.616    
                         clock uncertainty            0.165    -0.451    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059    -0.392    keyboard0/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    keyboard0/clk_cpu
    SLICE_X32Y29         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.159    -0.328    keyboard0/ascii_reg_n_0_[5]
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.819    -0.871    keyboard0/clk_cpu
    SLICE_X31Y27         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.165    -0.450    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.066    -0.384    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.882%)  route 0.173ns (55.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y28         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.173    -0.314    keyboard0/ascii_reg_n_0_[6]
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.818    -0.872    keyboard0/clk_cpu
    SLICE_X34Y27         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.274    -0.597    
                         clock uncertainty            0.165    -0.432    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.052    -0.380    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.681%)  route 0.174ns (48.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.554    -0.627    clk_cpu
    SLICE_X43Y20         FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  pc_reg[5]/Q
                         net (fo=12, routed)          0.174    -0.312    ram0/pc_reg[16]_0[2]
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.267 r  ram0/ram_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    ram_addr[5]
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.823    -0.867    clk_cpu
    SLICE_X44Y20         FDRE                                         r  ram_addr_reg[5]/C
                         clock pessimism              0.274    -0.592    
                         clock uncertainty            0.165    -0.427    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.092    -0.335    ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 keyboard0/break_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/control_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.947%)  route 0.202ns (52.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  keyboard0/break_reg/Q
                         net (fo=8, routed)           0.202    -0.282    keyboard0/ps2_keyboard_0/break
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  keyboard0/ps2_keyboard_0/control_l_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0_n_17
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.822    -0.868    keyboard0/clk_cpu
    SLICE_X34Y31         FDRE                                         r  keyboard0/control_l_reg/C
                         clock pessimism              0.274    -0.593    
                         clock uncertainty            0.165    -0.428    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120    -0.308    keyboard0/control_l_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.370%)  route 0.200ns (58.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.553    -0.628    keyboard0/clk_cpu
    SLICE_X33Y27         FDRE                                         r  keyboard0/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  keyboard0/ascii_reg[0]/Q
                         net (fo=1, routed)           0.200    -0.288    keyboard0/ascii_reg_n_0_[0]
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.816    -0.874    keyboard0/clk_cpu
    SLICE_X33Y24         FDRE                                         r  keyboard0/ascii_code_reg[0]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.165    -0.434    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.070    -0.364    keyboard0/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.353%)  route 0.163ns (46.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.559    -0.622    clk_cpu
    SLICE_X49Y18         FDRE                                         r  pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  pc_reg[8]/Q
                         net (fo=9, routed)           0.163    -0.319    ram0/pc_reg[16]_0[5]
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  ram0/ram_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ram_addr[8]
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.827    -0.863    clk_cpu
    SLICE_X48Y18         FDRE                                         r  ram_addr_reg[8]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.165    -0.444    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.092    -0.352    ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.563    -0.618    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  keyboard0/ps2_keyboard_0/count_idle_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.294    keyboard0/ps2_keyboard_0/count_idle_reg__0[0]
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.249 r  keyboard0/ps2_keyboard_0/count_idle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    keyboard0/ps2_keyboard_0/p_0_in__0[5]
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y43         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[5]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.165    -0.453    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.332    keyboard0/ps2_keyboard_0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.562    -0.619    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=4, routed)           0.175    -0.280    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.043    -0.237 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X30Y41         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.165    -0.454    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131    -0.323    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 keyboard0/e0_code_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keyboard0/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.247%)  route 0.216ns (53.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.556    -0.625    keyboard0/clk_cpu
    SLICE_X32Y31         FDRE                                         r  keyboard0/e0_code_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  keyboard0/e0_code_reg/Q
                         net (fo=11, routed)          0.216    -0.268    keyboard0/ps2_keyboard_0/e0_code_reg_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.223 r  keyboard0/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    keyboard0/ps2_keyboard_0_n_10
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.820    -0.870    keyboard0/clk_cpu
    SLICE_X34Y29         FDRE                                         r  keyboard0/ascii_reg[1]/C
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.165    -0.430    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120    -0.310    keyboard0/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       43.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.090ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        6.412ns  (logic 2.826ns (44.076%)  route 3.586ns (55.924%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.166    52.720    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.844 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.271    54.115    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.124    54.239 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           1.149    55.388    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    55.512 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    55.512    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -55.512    
  -------------------------------------------------------------------
                         slack                                 43.090    

Slack (MET) :             43.603ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.906ns  (logic 2.826ns (47.850%)  route 3.080ns (52.150%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.137    52.687    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[5]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    52.811 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.971    53.782    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.906 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.972    54.878    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.002 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    55.002    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -55.002    
  -------------------------------------------------------------------
                         slack                                 43.603    

Slack (MET) :             43.621ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.880ns  (logic 2.826ns (48.057%)  route 3.054ns (51.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.588    53.143    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.267 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.300    53.567    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.691 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           1.166    54.857    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.981 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    54.981    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.276    98.573    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.602    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 43.621    

Slack (MET) :             43.628ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.874ns  (logic 2.826ns (48.106%)  route 3.048ns (51.894%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.211    52.766    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    52.890 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.881    53.771    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.895 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.957    54.851    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124    54.975 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    54.975    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -54.975    
  -------------------------------------------------------------------
                         slack                                 43.628    

Slack (MET) :             43.769ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.736ns  (logic 2.826ns (49.264%)  route 2.910ns (50.736%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 49.096 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.608    49.096    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    51.550 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.161    52.711    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I4_O)        0.124    52.835 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.863    53.698    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.124    53.822 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.887    54.708    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.124    54.832 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    54.832    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -54.832    
  -------------------------------------------------------------------
                         slack                                 43.769    

Slack (MET) :             43.842ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.713ns  (logic 2.826ns (49.469%)  route 2.887ns (50.531%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 49.100 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.612    49.100    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    51.554 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.298    52.852    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[6]
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124    52.976 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.765    53.741    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.124    53.865 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.823    54.689    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.124    54.813 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    54.813    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.276    98.577    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.654    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -54.813    
  -------------------------------------------------------------------
                         slack                                 43.842    

Slack (MET) :             44.063ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        5.474ns  (logic 2.914ns (53.229%)  route 2.560ns (46.771%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.353    52.908    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    53.032 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.207    54.239    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.124    54.363 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000    54.363    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    54.575 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    54.575    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.638    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -54.575    
  -------------------------------------------------------------------
                         slack                                 44.063    

Slack (MET) :             44.548ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk2cpu_ClockDivider_1 rise@50.000ns)
  Data Path Delay:        4.956ns  (logic 2.702ns (54.517%)  route 2.254ns (45.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 98.454 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 49.101 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    45.731 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    47.392    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    47.488 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           1.613    49.101    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    51.555 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.223    52.778    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    52.902 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.031    53.933    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.124    54.057 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    54.057    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.449    98.454    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398    98.852    
                         clock uncertainty           -0.276    98.576    
    SLICE_X48Y9          FDRE (Setup_fdre_C_D)        0.029    98.605    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                         -54.057    
  -------------------------------------------------------------------
                         slack                                 44.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.319%)  route 0.760ns (76.681%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.394    -0.083    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.038 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.365     0.327    douta[7]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.372    fb_a_dat_in[7]_i_2_n_0
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X48Y9          FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.091     0.067    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.276ns (26.261%)  route 0.775ns (73.739%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.232    -0.246    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y9          LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.111    -0.090    douta[3]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.045    -0.045 f  fb_a_dat_in[3]_i_7/O
                         net (fo=1, routed)           0.432     0.388    keyboard0/state_reg[1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.433 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.433    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.831    -0.859    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.276    -0.028    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.091     0.063    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.293ns (25.860%)  route 0.840ns (74.140%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.391    -0.086    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.041 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.449     0.408    douta[4]
    SLICE_X53Y13         LUT5 (Prop_lut5_I0_O)        0.045     0.453 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.000     0.453    keyboard0/state_reg[0]_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     0.515 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.515    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     0.078    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.276ns (22.987%)  route 0.925ns (77.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.407    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.025 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.228     0.203    douta[6]
    SLICE_X52Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.248 r  fb_a_dat_in[6]_i_2/O
                         net (fo=1, routed)           0.289     0.537    keyboard0/state_reg[2]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.582 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.582    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.835    -0.855    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.276    -0.024    
    SLICE_X52Y10         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.276ns (20.692%)  route 1.058ns (79.308%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.389    -0.088    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.043 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.326     0.283    douta[5]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.328 f  fb_a_dat_in[5]_i_7/O
                         net (fo=1, routed)           0.343     0.671    keyboard0/state_reg[1]_2
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.716 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.716    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.317ns (23.445%)  route 1.035ns (76.555%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.421    -0.069    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.030 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.285     0.315    douta[0]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.360 f  fb_a_dat_in[0]_i_7/O
                         net (fo=1, routed)           0.329     0.689    ram0/state_reg[1]_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.734    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.317ns (23.069%)  route 1.057ns (76.931%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=9, routed)           0.420    -0.070    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.029 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.293     0.322    douta[1]
    SLICE_X53Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.367 f  fb_a_dat_in[1]_i_7/O
                         net (fo=1, routed)           0.344     0.711    keyboard0/state_reg[1]_7
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.756 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.756    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.832    -0.858    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.276    -0.027    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.091     0.064    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2cpu_ClockDivider_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.276ns (17.734%)  route 1.280ns (82.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk2cpu_ClockDivider
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=6, routed)           0.563    -0.618    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y9          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.411    -0.067    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.022 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.469     0.447    douta[2]
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.045     0.492 r  fb_a_dat_in[2]_i_5/O
                         net (fo=1, routed)           0.401     0.893    keyboard0/state_reg[0]_4
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.938 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.830    -0.860    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.276    -0.029    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091     0.062    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.876    





---------------------------------------------------------------------------------------------------
From Clock:  clk6cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.706ns  (logic 6.469ns (41.187%)  route 9.237ns (58.813%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 82.390 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.568    82.390    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.456    82.846 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.925    83.771    ram0/Q[9]
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.124    83.895 r  ram0/fb_a_dat_in[3]_i_639/O
                         net (fo=1, routed)           0.000    83.895    ram0/fb_a_dat_in[3]_i_639_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.408 r  ram0/fb_a_dat_in_reg[3]_i_590/CO[3]
                         net (fo=1, routed)           0.000    84.408    ram0/fb_a_dat_in_reg[3]_i_590_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    84.723 r  ram0/fb_a_dat_in_reg[3]_i_514/O[3]
                         net (fo=12, routed)          1.156    85.878    ram0_n_42
    SLICE_X45Y12         LUT4 (Prop_lut4_I0_O)        0.307    86.185 r  fb_a_dat_in[3]_i_520/O
                         net (fo=1, routed)           0.000    86.185    fb_a_dat_in[3]_i_520_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    86.825 r  fb_a_dat_in_reg[3]_i_421/O[3]
                         net (fo=3, routed)           0.591    87.416    fb_a_dat_in_reg[3]_i_421_n_4
    SLICE_X45Y11         LUT4 (Prop_lut4_I2_O)        0.306    87.722 r  fb_a_dat_in[3]_i_512/O
                         net (fo=1, routed)           0.000    87.722    fb_a_dat_in[3]_i_512_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    88.302 r  fb_a_dat_in_reg[3]_i_416/O[2]
                         net (fo=1, routed)           0.425    88.728    ram0/dat_r_reg[15]_1[2]
    SLICE_X44Y12         LUT2 (Prop_lut2_I1_O)        0.302    89.030 r  ram0/fb_a_dat_in[3]_i_355/O
                         net (fo=1, routed)           0.000    89.030    ram0/fb_a_dat_in[3]_i_355_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    89.610 r  ram0/fb_a_dat_in_reg[3]_i_262/O[2]
                         net (fo=14, routed)          0.476    90.085    ram0_n_57
    SLICE_X45Y14         LUT5 (Prop_lut5_I4_O)        0.302    90.387 r  fb_a_dat_in[3]_i_273/O
                         net (fo=10, routed)          0.610    90.997    fb_a_dat_in[3]_i_273_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.121 r  fb_a_dat_in[3]_i_275/O
                         net (fo=4, routed)           0.603    91.725    fb_a_dat_in[3]_i_275_n_0
    SLICE_X44Y15         LUT4 (Prop_lut4_I3_O)        0.124    91.849 r  fb_a_dat_in[3]_i_200/O
                         net (fo=1, routed)           0.000    91.849    fb_a_dat_in[3]_i_200_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.381 r  fb_a_dat_in_reg[3]_i_121/CO[3]
                         net (fo=14, routed)          1.005    93.386    fb_a_dat_in_reg[3]_i_121_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I1_O)        0.124    93.510 r  fb_a_dat_in[3]_i_254/O
                         net (fo=1, routed)           0.480    93.990    fb_a_dat_in[3]_i_254_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    94.386 r  fb_a_dat_in_reg[3]_i_194/CO[3]
                         net (fo=4, routed)           0.621    95.007    fb_a_dat_in_reg[3]_i_194_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    95.131 r  fb_a_dat_in[0]_i_118/O
                         net (fo=1, routed)           0.403    95.534    ram0/dat_r_reg[9]_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.658 r  ram0/fb_a_dat_in[0]_i_69/O
                         net (fo=1, routed)           0.624    96.282    ram0/fb_a_dat_in[0]_i_69_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I0_O)        0.124    96.406 r  ram0/fb_a_dat_in[0]_i_38/O
                         net (fo=1, routed)           0.579    96.985    ram0/fb_a_dat_in[0]_i_38_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.109 f  ram0/fb_a_dat_in[0]_i_18/O
                         net (fo=1, routed)           0.433    97.543    ram0/fb_a_dat_in[0]_i_18_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I2_O)        0.124    97.667 f  ram0/fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.306    97.972    ram0/fb_a_dat_in[0]_i_4_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    98.096 r  ram0/fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    98.096    ram0_n_74
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X49Y15         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -98.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.668ns  (logic 7.471ns (47.682%)  route 8.197ns (52.318%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.633    95.261    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.313    95.574 r  fb_a_dat_in[1]_i_169/O
                         net (fo=1, routed)           0.434    96.008    fb_a_dat_in[1]_i_169_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124    96.132 r  fb_a_dat_in[1]_i_137/O
                         net (fo=1, routed)           0.435    96.567    fb_a_dat_in[1]_i_137_n_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I5_O)        0.124    96.691 r  fb_a_dat_in[1]_i_71/O
                         net (fo=1, routed)           0.301    96.992    fb_a_dat_in[1]_i_71_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.116 r  fb_a_dat_in[1]_i_32/O
                         net (fo=1, routed)           0.154    97.270    ram0/op3_reg[5]_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.394 r  ram0/fb_a_dat_in[1]_i_16/O
                         net (fo=1, routed)           0.263    97.657    ram0/fb_a_dat_in[1]_i_16_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I4_O)        0.124    97.781 r  ram0/fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.154    97.935    keyboard0/dat_r_reg[1]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    98.059 r  keyboard0/fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    98.059    keyboard0_n_9
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y14         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.029    98.603    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                         -98.059    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.502ns  (logic 7.347ns (47.393%)  route 8.155ns (52.607%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.296    96.816    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I3_O)        0.124    96.940 r  ram0/fb_a_dat_in[5]_i_14/O
                         net (fo=1, routed)           0.302    97.242    ram0/fb_a_dat_in[5]_i_14_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.366 r  ram0/fb_a_dat_in[5]_i_6/O
                         net (fo=1, routed)           0.403    97.769    keyboard0/state_reg[1]_1
    SLICE_X53Y12         LUT6 (Prop_lut6_I4_O)        0.124    97.893 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    97.893    keyboard0_n_5
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.448    98.453    clk_cpu
    SLICE_X53Y12         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398    98.851    
                         clock uncertainty           -0.276    98.575    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.029    98.604    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -97.893    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.507ns  (logic 7.347ns (47.380%)  route 8.160ns (52.620%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 98.455 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.510    95.138    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X52Y13         LUT5 (Prop_lut5_I1_O)        0.313    95.451 r  fb_a_dat_in[6]_i_151/O
                         net (fo=1, routed)           0.574    96.025    fb_a_dat_in[6]_i_151_n_0
    SLICE_X53Y11         LUT6 (Prop_lut6_I2_O)        0.124    96.149 r  fb_a_dat_in[6]_i_91/O
                         net (fo=1, routed)           0.423    96.572    ram0/cursor_reg[0]_rep__1_1
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    96.696 f  ram0/fb_a_dat_in[6]_i_37/O
                         net (fo=1, routed)           0.162    96.858    ram0/fb_a_dat_in[6]_i_37_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I5_O)        0.124    96.982 r  ram0/fb_a_dat_in[6]_i_11/O
                         net (fo=1, routed)           0.171    97.153    ram0/fb_a_dat_in[6]_i_11_n_0
    SLICE_X52Y10         LUT6 (Prop_lut6_I4_O)        0.124    97.277 f  ram0/fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.496    97.774    keyboard0/cursor_reg[2]_rep__1_2
    SLICE_X52Y10         LUT6 (Prop_lut6_I3_O)        0.124    97.898 r  keyboard0/fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    97.898    keyboard0_n_4
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.450    98.455    clk_cpu
    SLICE_X52Y10         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398    98.853    
                         clock uncertainty           -0.276    98.577    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.077    98.654    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         98.654    
                         arrival time                         -97.897    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.249ns  (logic 7.440ns (48.791%)  route 7.809ns (51.209%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 r  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 f  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.182    95.631    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.124    95.755 r  fb_a_dat_in[5]_i_85/O
                         net (fo=1, routed)           0.641    96.396    ram0/cursor_reg[2]_rep_2
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124    96.520 r  ram0/fb_a_dat_in[5]_i_41/O
                         net (fo=2, routed)           0.500    97.020    ram0/fb_a_dat_in[5]_i_41_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.144 f  ram0/fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.154    97.299    keyboard0/cursor_reg[1]
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    97.423 r  keyboard0/fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    97.423    keyboard0/fb_a_dat_in[4]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    97.640 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    97.640    keyboard0_n_6
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.447    98.452    clk_cpu
    SLICE_X53Y13         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398    98.850    
                         clock uncertainty           -0.276    98.574    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.064    98.638    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         98.638    
                         arrival time                         -97.640    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.094ns  (logic 7.471ns (49.497%)  route 7.623ns (50.503%))
  Logic Levels:           24  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.489    95.117    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X51Y14         LUT5 (Prop_lut5_I0_O)        0.313    95.430 r  fb_a_dat_in[2]_i_148/O
                         net (fo=1, routed)           0.154    95.584    fb_a_dat_in[2]_i_148_n_0
    SLICE_X51Y14         LUT5 (Prop_lut5_I3_O)        0.124    95.708 r  fb_a_dat_in[2]_i_84/O
                         net (fo=1, routed)           0.291    95.999    ram0/cursor_reg[2]_rep_4
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124    96.123 r  ram0/fb_a_dat_in[2]_i_34/O
                         net (fo=1, routed)           0.295    96.417    ram0/fb_a_dat_in[2]_i_34_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I2_O)        0.124    96.541 r  ram0/fb_a_dat_in[2]_i_15/O
                         net (fo=1, routed)           0.154    96.695    ram0/fb_a_dat_in[2]_i_15_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124    96.819 r  ram0/fb_a_dat_in[2]_i_8/O
                         net (fo=1, routed)           0.263    97.082    ram0/fb_a_dat_in[2]_i_8_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I1_O)        0.124    97.206 f  ram0/fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.154    97.361    keyboard0/dat_r_reg[1]_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.485 r  keyboard0/fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    97.485    keyboard0_n_8
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.445    98.450    clk_cpu
    SLICE_X51Y16         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398    98.848    
                         clock uncertainty           -0.276    98.572    
    SLICE_X51Y16         FDRE (Setup_fdre_C_D)        0.029    98.601    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                         -97.485    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        15.015ns  (logic 7.347ns (48.932%)  route 7.668ns (51.068%))
  Logic Levels:           23  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 82.391 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.569    82.391    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.456    82.847 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.886    83.733    ram0/Q[5]
    SLICE_X49Y8          LUT2 (Prop_lut2_I0_O)        0.124    83.857 r  ram0/fb_a_dat_in[5]_i_250/O
                         net (fo=1, routed)           0.000    83.857    ram0/fb_a_dat_in[5]_i_250_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.258 r  ram0/fb_a_dat_in_reg[5]_i_244/CO[3]
                         net (fo=1, routed)           0.000    84.258    ram0/fb_a_dat_in_reg[5]_i_244_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.372 r  ram0/fb_a_dat_in_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000    84.372    ram0/fb_a_dat_in_reg[5]_i_220_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.486 r  ram0/fb_a_dat_in_reg[5]_i_199/CO[3]
                         net (fo=1, routed)           0.000    84.486    ram0/fb_a_dat_in_reg[5]_i_199_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.708 r  ram0/fb_a_dat_in_reg[5]_i_200/O[0]
                         net (fo=9, routed)           0.900    85.608    ram0_n_29
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.299    85.907 r  fb_a_dat_in[5]_i_207/O
                         net (fo=1, routed)           0.000    85.907    fb_a_dat_in[5]_i_207_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    86.331 r  fb_a_dat_in_reg[5]_i_181/O[1]
                         net (fo=1, routed)           0.326    86.657    ram0/dat_r_reg[14]_2[0]
    SLICE_X50Y10         LUT2 (Prop_lut2_I1_O)        0.303    86.960 r  ram0/fb_a_dat_in[5]_i_176/O
                         net (fo=1, routed)           0.000    86.960    ram0/fb_a_dat_in[5]_i_176_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.336 r  ram0/fb_a_dat_in_reg[5]_i_164/CO[3]
                         net (fo=1, routed)           0.000    87.336    ram0/fb_a_dat_in_reg[5]_i_164_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    87.659 r  ram0/fb_a_dat_in_reg[5]_i_134/O[1]
                         net (fo=15, routed)          0.534    88.193    ram0_n_40
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    89.069 r  fb_a_dat_in_reg[5]_i_133/CO[2]
                         net (fo=55, routed)          0.677    89.746    fb_a_dat_in_reg[5]_i_133_n_1
    SLICE_X50Y12         LUT5 (Prop_lut5_I3_O)        0.313    90.059 r  fb_a_dat_in[5]_i_235/O
                         net (fo=1, routed)           0.637    90.696    fb_a_dat_in[5]_i_235_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    91.118 r  fb_a_dat_in_reg[5]_i_210/O[1]
                         net (fo=2, routed)           0.644    91.761    fb_a_dat_in_reg[5]_i_210_n_6
    SLICE_X49Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    92.480 r  fb_a_dat_in_reg[5]_i_182/O[2]
                         net (fo=2, routed)           0.516    92.997    fb_a_dat_in_reg[5]_i_182_n_5
    SLICE_X47Y13         LUT4 (Prop_lut4_I0_O)        0.302    93.299 r  fb_a_dat_in[6]_i_172/O
                         net (fo=2, routed)           0.703    94.002    fb_a_dat_in[6]_i_172_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    94.400 r  fb_a_dat_in_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    94.400    fb_a_dat_in_reg[6]_i_163_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.628 f  fb_a_dat_in_reg[6]_i_160/CO[2]
                         net (fo=5, routed)           0.509    95.137    fb_a_dat_in_reg[6]_i_160_n_1
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.313    95.450 r  fb_a_dat_in[5]_i_135/O
                         net (fo=2, routed)           0.172    95.621    fb_a_dat_in[5]_i_135_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I1_O)        0.124    95.745 r  fb_a_dat_in[3]_i_107/O
                         net (fo=1, routed)           0.288    96.033    ram0/checksum_reg[7]
    SLICE_X53Y15         LUT4 (Prop_lut4_I1_O)        0.124    96.157 r  ram0/fb_a_dat_in[3]_i_50/O
                         net (fo=1, routed)           0.573    96.730    ram0/fb_a_dat_in[3]_i_50_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I1_O)        0.124    96.854 r  ram0/fb_a_dat_in[3]_i_22/O
                         net (fo=1, routed)           0.149    97.003    ram0/fb_a_dat_in[3]_i_22_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.127 f  ram0/fb_a_dat_in[3]_i_5/O
                         net (fo=1, routed)           0.154    97.282    keyboard0/cursor_reg[2]_rep__1_4
    SLICE_X53Y15         LUT6 (Prop_lut6_I3_O)        0.124    97.406 r  keyboard0/fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    97.406    keyboard0_n_7
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.446    98.451    clk_cpu
    SLICE_X53Y15         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398    98.849    
                         clock uncertainty           -0.276    98.573    
    SLICE_X53Y15         FDRE (Setup_fdre_C_D)        0.029    98.602    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                         -97.406    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.871ns  (logic 1.040ns (11.723%)  route 7.831ns (88.277%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.830    90.121    ram0/pc[16]_i_6_n_0
    SLICE_X45Y16         LUT3 (Prop_lut3_I1_O)        0.124    90.245 r  ram0/pc[3]_i_2/O
                         net (fo=2, routed)           0.679    90.924    ram0/pc[3]_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    91.048 r  ram0/ram_addr[3]_i_2/O
                         net (fo=1, routed)           0.000    91.048    ram0/ram_addr[3]_i_2_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    91.260 r  ram0/ram_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    91.260    ram_addr[3]
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.441    98.446    clk_cpu
    SLICE_X45Y16         FDRE                                         r  ram_addr_reg[3]/C
                         clock pessimism              0.398    98.844    
                         clock uncertainty           -0.276    98.568    
    SLICE_X45Y16         FDRE (Setup_fdre_C_D)        0.064    98.632    ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         98.632    
                         arrival time                         -91.260    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.807ns  (logic 0.828ns (9.402%)  route 7.979ns (90.598%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          1.716    90.007    ram0/pc[16]_i_6_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    90.131 r  ram0/pc[10]_i_3/O
                         net (fo=2, routed)           0.941    91.072    ram0/pc[10]_i_3_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124    91.196 r  ram0/ram_addr[10]_i_1/O
                         net (fo=1, routed)           0.000    91.196    ram_addr[10]
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.440    98.445    clk_cpu
    SLICE_X48Y19         FDRE                                         r  ram_addr_reg[10]/C
                         clock pessimism              0.398    98.843    
                         clock uncertainty           -0.276    98.567    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.029    98.596    ram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         98.596    
                         arrival time                         -91.196    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 ram0/dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_cpu_ClockDivider_1 rise@100.000ns - clk6cpu_ClockDivider_1 rise@83.333ns)
  Data Path Delay:        8.799ns  (logic 0.828ns (9.410%)  route 7.971ns (90.590%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 98.449 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns = ( 82.389 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                     83.333    83.333 r  
    W5                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458    84.792 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.025    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    79.064 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    80.725    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.821 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         1.567    82.389    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.456    82.845 f  ram0/dat_r_reg[14]/Q
                         net (fo=82, routed)          5.322    88.167    ram0/Q[14]
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.124    88.291 r  ram0/pc[16]_i_6/O
                         net (fo=19, routed)          2.063    90.354    ram0/pc[16]_i_6_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    90.478 r  ram0/pc[9]_i_3/O
                         net (fo=2, routed)           0.587    91.064    ram0/pc[9]_i_3_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    91.188 r  ram0/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    91.188    pc[9]
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.332 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.914    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         1.444    98.449    clk_cpu
    SLICE_X49Y16         FDRE                                         r  pc_reg[9]/C
                         clock pessimism              0.398    98.847    
                         clock uncertainty           -0.276    98.571    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.029    98.600    pc_reg[9]
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                         -91.188    
  -------------------------------------------------------------------
                         slack                                  7.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.704     0.229    ram0/Q[3]
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.274 r  ram0/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.274    pc[3]
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.826    -0.864    clk_cpu
    SLICE_X43Y16         FDRE                                         r  pc_reg[3]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.276    -0.033    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.091     0.058    pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.141ns (15.252%)  route 0.783ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[0]/Q
                         net (fo=53, routed)          0.783     0.308    dat_r[0]
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.866    -0.824    clk_cpu
    SLICE_X62Y3          FDRE                                         r  flags2_reg[0]/C
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.276     0.007    
    SLICE_X62Y3          FDRE (Hold_fdre_C_D)         0.070     0.077    flags2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            branch_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.141ns (15.850%)  route 0.749ns (84.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[5]/Q
                         net (fo=65, routed)          0.749     0.273    dat_r[5]
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.833    -0.857    clk_cpu
    SLICE_X46Y8          FDRE                                         r  branch_offset_reg[5]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.276    -0.026    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.052     0.026    branch_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.019%)  route 0.792ns (80.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X49Y11         FDRE                                         r  ram0/dat_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[15]/Q
                         net (fo=79, routed)          0.792     0.316    ram0/Q[15]
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  ram0/op0[7]_i_2/O
                         net (fo=1, routed)           0.000     0.361    ram0_n_85
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y2          FDRE                                         r  op0_reg[7]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X54Y2          FDRE (Hold_fdre_C_D)         0.121     0.100    op0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.002%)  route 0.793ns (80.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.793     0.317    ram0/Q[4]
    SLICE_X54Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.362 r  ram0/op2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    ram0_n_156
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.120     0.099    op2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.108%)  route 0.787ns (80.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y7          FDRE                                         r  ram0/dat_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[4]/Q
                         net (fo=63, routed)          0.787     0.312    ram0/Q[4]
    SLICE_X55Y0          LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  ram0/op3[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    ram0_n_149
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X55Y0          FDRE                                         r  op3_reg[4]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.091     0.070    op3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.945%)  route 0.802ns (85.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X49Y9          FDRE                                         r  ram0/dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[9]/Q
                         net (fo=80, routed)          0.802     0.327    dat_r[9]
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.828    -0.862    clk_cpu
    SLICE_X41Y13         FDRE                                         r  flags1_reg[9]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.276    -0.031    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.070     0.039    flags1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            flags2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.012%)  route 0.798ns (84.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.798     0.323    dat_r[3]
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y3          FDRE                                         r  flags2_reg[3]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.276    -0.022    
    SLICE_X50Y3          FDRE (Hold_fdre_C_D)         0.052     0.030    flags2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.390%)  route 0.825ns (81.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.564    -0.617    ram0/CLK
    SLICE_X48Y10         FDRE                                         r  ram0/dat_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  ram0/dat_r_reg[13]/Q
                         net (fo=77, routed)          0.825     0.349    ram0/Q[13]
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.394 r  ram0/op2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.394    ram0_n_155
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.838    -0.852    clk_cpu
    SLICE_X54Y0          FDRE                                         r  op2_reg[5]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.276    -0.021    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.121     0.100    op2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ram0/dat_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk6cpu_ClockDivider_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            op2_fetch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk6cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.589%)  route 0.748ns (76.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk6cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk6cpu_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout5_buf/O
                         net (fo=126, routed)         0.565    -0.616    ram0/CLK
    SLICE_X48Y8          FDRE                                         r  ram0/dat_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  ram0/dat_r_reg[3]/Q
                         net (fo=60, routed)          0.475    -0.000    ram0/Q[3]
    SLICE_X44Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  ram0/op2_fetch_i_3/O
                         net (fo=1, routed)           0.273     0.318    ram0/op2_fetch8_out
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.045     0.363 r  ram0/op2_fetch_i_1/O
                         net (fo=1, routed)           0.000     0.363    ram0_n_162
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clkIn_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=466, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y6          FDRE                                         r  op2_fetch_reg/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.276    -0.025    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.091     0.066    op2_fetch_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.297    





