TimeQuest Timing Analyzer report for DE2_115
Wed Feb 11 14:09:36 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 68. Slow 1200mV 0C Model Fmax Summary
 69. Slow 1200mV 0C Model Setup Summary
 70. Slow 1200mV 0C Model Hold Summary
 71. Slow 1200mV 0C Model Recovery Summary
 72. Slow 1200mV 0C Model Removal Summary
 73. Slow 1200mV 0C Model Minimum Pulse Width Summary
 74. Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 76. Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 81. Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 84. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 86. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 87. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 88. Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. MTBF Summary
105. Synchronizer Summary
106. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
130. Fast 1200mV 0C Model Setup Summary
131. Fast 1200mV 0C Model Hold Summary
132. Fast 1200mV 0C Model Recovery Summary
133. Fast 1200mV 0C Model Removal Summary
134. Fast 1200mV 0C Model Minimum Pulse Width Summary
135. Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Setup: 'CLOCK_50'
137. Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
138. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
139. Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
140. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
141. Fast 1200mV 0C Model Hold: 'CLOCK_50'
142. Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
144. Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
145. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
146. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
147. Fast 1200mV 0C Model Removal: 'CLOCK_50'
148. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
150. Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
157. Setup Times
158. Hold Times
159. Clock to Output Times
160. Minimum Clock to Output Times
161. Output Enable Times
162. Minimum Output Enable Times
163. Output Disable Times
164. Minimum Output Disable Times
165. MTBF Summary
166. Synchronizer Summary
167. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
191. Multicorner Timing Analysis Summary
192. Setup Times
193. Hold Times
194. Clock to Output Times
195. Minimum Clock to Output Times
196. Board Trace Model Assignments
197. Input Transition Times
198. Signal Integrity Metrics (Slow 1200mv 0c Model)
199. Signal Integrity Metrics (Slow 1200mv 85c Model)
200. Signal Integrity Metrics (Fast 1200mv 0c Model)
201. Setup Transfers
202. Hold Transfers
203. Recovery Transfers
204. Removal Transfers
205. Report TCCS
206. Report RSKM
207. Unconstrained Paths
208. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_115                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  25.0%      ;
;     3-4 processors         ;  10.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                           ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; DE2_115.SDC                                                                                             ; OK     ; Wed Feb 11 14:09:24 2015 ;
; cpu.sdc                                                                                                 ; OK     ; Wed Feb 11 14:09:24 2015 ;
; ../../altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc ; OK     ; Wed Feb 11 14:09:24 2015 ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Clock Name                                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                                  ; Targets                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { altera_reserved_tck }                                                                   ;
; CLOCK2_50                                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK2_50 }                                                                             ;
; CLOCK3_50                                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK3_50 }                                                                             ;
; CLOCK_50                                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK_50 }                                                                              ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                            ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 80.67 MHz  ; 80.67 MHz       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 120.92 MHz ; 120.92 MHz      ; altera_reserved_tck                                                                   ;                                                               ;
; 156.74 MHz ; 156.74 MHz      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 314.37 MHz ; 250.0 MHz       ; CLOCK_50                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                            ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.342  ; 0.000         ;
; CLOCK_50                                                                              ; 16.819 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.620 ; 0.000         ;
; altera_reserved_tck                                                                   ; 45.865 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.333 ; 0.000         ;
; CLOCK_50                                                                              ; 0.403 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.403 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.403 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                         ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.802  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 15.305 ; 0.000         ;
; CLOCK_50                                                                              ; 17.229 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.735 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                   ; 1.001 ; 0.000         ;
; CLOCK_50                                                                              ; 1.028 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.667 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3.856 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                              ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.615  ; 0.000         ;
; CLOCK_50                                                                              ; 9.681  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.556 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.342 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.549      ;
; 6.591 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.284      ;
; 6.732 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 3.117      ;
; 6.784 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.098      ;
; 6.789 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.093      ;
; 6.790 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.092      ;
; 6.791 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.091      ;
; 6.888 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.989      ;
; 6.938 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.944      ;
; 6.953 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.929      ;
; 6.956 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.926      ;
; 6.987 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.862      ;
; 6.992 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.891      ;
; 7.013 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.870      ;
; 7.022 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.827      ;
; 7.053 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.796      ;
; 7.055 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.828      ;
; 7.062 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.821      ;
; 7.072 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.811      ;
; 7.092 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.785      ;
; 7.107 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.766      ;
; 7.120 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.756      ;
; 7.124 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.752      ;
; 7.203 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.646      ;
; 7.216 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.667      ;
; 7.234 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.649      ;
; 7.235 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.648      ;
; 7.284 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.593      ;
; 7.304 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.573      ;
; 7.329 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.562      ;
; 7.334 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.548      ;
; 7.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.539      ;
; 7.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.455      ;
; 7.433 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.439      ;
; 7.449 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[23]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.420      ;
; 7.454 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.429      ;
; 7.461 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.424      ;
; 7.473 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.410      ;
; 7.479 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 2.370      ;
; 7.489 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.396      ;
; 7.490 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.379      ;
; 7.493 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.392      ;
; 7.505 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.380      ;
; 7.507 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.378      ;
; 7.552 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.321      ;
; 7.590 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 2.284      ;
; 7.604 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a120~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.262      ; 12.696     ;
; 7.604 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 2.270      ;
; 7.609 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.260      ;
; 7.611 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a99~porta_we_reg        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 12.663     ;
; 7.611 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.262      ;
; 7.613 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.264      ;
; 7.613 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 2.261      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.614 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.268      ;
; 7.615 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.262      ;
; 7.617 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a206~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.229      ; 12.650     ;
; 7.617 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[23]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.252      ;
; 7.619 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.271      ;
; 7.622 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a202~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 12.658     ;
; 7.622 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 2.252      ;
; 7.631 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.238      ;
; 7.636 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a111~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.242      ; 12.644     ;
; 7.639 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a107~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.264      ; 12.663     ;
; 7.642 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.230      ;
; 7.643 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.232      ;
; 7.645 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.245      ;
; 7.651 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.234      ;
; 7.652 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.224      ;
; 7.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[12]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.268     ;
; 7.661 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.224      ;
; 7.662 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[11]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.261     ;
; 7.662 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.223      ;
; 7.664 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[11]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.259     ;
; 7.667 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[6]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.255     ;
; 7.670 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[6]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.252     ;
; 7.676 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[22]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.246     ;
; 7.678 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[22]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.244     ;
; 7.683 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a104~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.260      ; 12.615     ;
; 7.685 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.184      ;
; 7.686 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a125~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.199      ; 12.551     ;
; 7.691 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[27]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.232     ;
; 7.743 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a117~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 12.533     ;
; 7.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a106~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 12.487     ;
; 7.774 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a119~porta_we_reg       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 12.500     ;
; 7.779 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.094      ;
; 7.781 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a272~porta_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.267      ; 12.524     ;
; 7.783 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a159~porta_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 12.518     ;
; 7.784 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.091      ;
; 7.790 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                 ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a190~porta_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.274      ; 12.522     ;
; 7.791 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.078      ;
; 7.793 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.076      ;
; 7.797 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.076      ;
; 7.798 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[25]                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.125     ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.819 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.099      ;
; 17.146 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.772      ;
; 17.427 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.491      ;
; 17.841 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.077      ;
; 17.868 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.050      ;
; 18.026 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.892      ;
; 18.099 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.819      ;
; 18.191 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.747      ;
; 18.278 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.640      ;
; 18.384 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.515      ;
; 18.406 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.512      ;
; 18.417 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.501      ;
; 18.420 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.498      ;
; 18.562 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.356      ;
; 18.714 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.204      ;
; 18.715 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.203      ;
; 18.717 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.201      ;
; 18.751 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.167      ;
; 18.752 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.166      ;
; 18.784 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.134      ;
; 18.786 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.132      ;
; 18.788 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.130      ;
; 18.799 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.119      ;
; 18.800 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.118      ;
; 18.801 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.117      ;
; 18.823 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.095      ;
; 18.826 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.092      ;
; 18.921 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.997      ;
; 18.948 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.970      ;
; 18.978 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.940      ;
; 19.074 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.844      ;
; 19.080 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.838      ;
; 19.127 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.791      ;
; 19.153 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.184 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.734      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 33.620 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 6.017      ;
; 33.622 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.001      ;
; 33.855 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 5.782      ;
; 33.881 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 5.756      ;
; 34.018 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.361     ; 5.619      ;
; 34.081 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.539      ;
; 34.081 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.539      ;
; 34.145 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.488      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.201 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.435      ;
; 34.249 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.384      ;
; 34.568 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.066      ;
; 34.709 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.930      ;
; 34.756 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 4.877      ;
; 34.775 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.189      ;
; 34.870 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.369     ; 4.759      ;
; 34.891 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.731      ;
; 35.010 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.629      ;
; 35.035 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.587      ;
; 35.056 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.566      ;
; 35.169 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.453      ;
; 35.190 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.432      ;
; 35.198 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.424      ;
; 35.205 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.417      ;
; 35.208 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.431      ;
; 35.230 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.392      ;
; 35.230 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.409      ;
; 35.253 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.386      ;
; 35.276 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.346      ;
; 35.312 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.327      ;
; 35.314 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.325      ;
; 35.319 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.320      ;
; 35.341 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.298      ;
; 35.346 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.293      ;
; 35.351 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.288      ;
; 35.356 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.283      ;
; 35.370 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 4.269      ;
; 35.464 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.158      ;
; 35.501 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 4.121      ;
; 35.543 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.373      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.547 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.371      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.347      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.668 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.250      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.784 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.134      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.808 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.110      ;
; 35.847 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.071      ;
; 35.847 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.071      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.865 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 4.289      ;
; 46.040 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.112      ;
; 46.238 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.914      ;
; 46.578 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.574      ;
; 46.908 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 3.205      ;
; 47.479 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.671      ;
; 47.706 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.447      ;
; 47.806 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.306      ;
; 48.180 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 1.970      ;
; 48.196 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.953      ;
; 94.695 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.222      ;
; 95.164 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.753      ;
; 95.296 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.618      ;
; 95.296 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.618      ;
; 95.297 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.617      ;
; 95.297 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.617      ;
; 95.297 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.617      ;
; 95.330 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.584      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.565      ;
; 95.405 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.513      ;
; 95.406 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.512      ;
; 95.459 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.459 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.453      ;
; 95.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.452      ;
; 95.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.452      ;
; 95.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.452      ;
; 95.478 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.397      ;
; 95.478 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.397      ;
; 95.478 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.397      ;
; 95.478 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.397      ;
; 95.478 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.397      ;
; 95.493 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.419      ;
; 95.494 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.420      ;
; 95.495 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.419      ;
; 95.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.349      ;
; 95.657 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.255      ;
; 95.658 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.254      ;
; 95.678 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.239      ;
; 95.687 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.188      ;
; 95.687 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.188      ;
; 95.712 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.205      ;
; 95.733 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.184      ;
; 95.733 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.184      ;
; 95.733 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.184      ;
; 95.733 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.184      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.837 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.079      ;
; 95.841 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.074      ;
; 95.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.059      ;
; 95.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.059      ;
; 95.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.059      ;
; 95.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.059      ;
; 95.868 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.010      ;
; 95.872 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.045      ;
; 95.872 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.045      ;
; 95.873 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.044      ;
; 95.873 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.044      ;
; 95.874 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.044      ;
; 95.875 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.043      ;
; 95.875 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.040      ;
; 95.913 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 3.965      ;
; 95.954 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.964      ;
; 95.988 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.929      ;
; 95.988 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.929      ;
; 95.988 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.929      ;
; 95.988 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.929      ;
; 96.002 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.915      ;
; 96.003 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.914      ;
; 96.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.907      ;
; 96.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.907      ;
; 96.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.907      ;
; 96.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.907      ;
; 96.017 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.903      ;
; 96.017 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.903      ;
; 96.017 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.903      ;
; 96.029 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.887      ;
; 96.029 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.887      ;
; 96.029 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.887      ;
; 96.035 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.880      ;
; 96.035 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.880      ;
; 96.036 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.879      ;
; 96.036 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.879      ;
; 96.042 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.875      ;
; 96.042 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.875      ;
; 96.062 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 3.816      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.333 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.990      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.006      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.006      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.021      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.022      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.009      ;
; 0.345 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.006      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.014      ;
; 0.351 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.012      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.013      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.030      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.017      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.016      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.013      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.018      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.019      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.021      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.036      ;
; 0.362 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.023      ;
; 0.362 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.040      ;
; 0.362 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.028      ;
; 0.367 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.032      ;
; 0.369 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.372 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.035      ;
; 0.372 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.035      ;
; 0.373 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.038      ;
; 0.374 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.033      ;
; 0.374 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.039      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.036      ;
; 0.376 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.035      ;
; 0.376 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.037      ;
; 0.376 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.034      ;
; 0.377 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.035      ;
; 0.379 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.038      ;
; 0.380 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.042      ;
; 0.381 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.046      ;
; 0.381 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.046      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.052      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.043      ;
; 0.383 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.041      ;
; 0.384 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.043      ;
; 0.385 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.055      ;
; 0.385 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_data[1]                                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.054      ;
; 0.385 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.063      ;
; 0.386 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.064      ;
; 0.387 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.065      ;
; 0.388 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[4]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.043      ;
; 0.388 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[0]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.058      ;
; 0.388 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.066      ;
; 0.396 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.060      ;
; 0.396 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.054      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.056      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.065      ;
; 0.400 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.078      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[0]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[0]                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.432 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.449 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.715      ;
; 0.460 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.726      ;
; 0.580 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.846      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.868      ;
; 0.617 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.883      ;
; 0.668 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.934      ;
; 0.672 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.938      ;
; 0.673 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.939      ;
; 0.689 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.955      ;
; 0.690 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.956      ;
; 0.721 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.987      ;
; 0.741 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.007      ;
; 0.743 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.009      ;
; 0.743 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.009      ;
; 0.790 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.056      ;
; 0.796 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.062      ;
; 0.797 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.063      ;
; 0.798 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.064      ;
; 0.998 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.264      ;
; 1.006 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.272      ;
; 1.017 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.283      ;
; 1.018 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.284      ;
; 1.167 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.413      ;
; 1.174 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.440      ;
; 1.326 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.611      ;
; 1.389 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.655      ;
; 1.441 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.707      ;
; 1.609 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.875      ;
; 1.632 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.898      ;
; 2.029 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.295      ;
; 2.279 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.545      ;
; 2.615 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.881      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.430 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.438 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.450 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.476 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.742      ;
; 0.481 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.747      ;
; 0.485 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.561 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.576 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.576 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.590 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.855      ;
; 0.596 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.861      ;
; 0.600 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.870      ;
; 0.607 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.877      ;
; 0.610 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.611 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.876      ;
; 0.617 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.884      ;
; 0.619 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.885      ;
; 0.619 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.885      ;
; 0.620 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.887      ;
; 0.623 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.628 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.895      ;
; 0.628 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.893      ;
; 0.632 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.898      ;
; 0.633 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.900      ;
; 0.643 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.908      ;
; 0.656 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.923      ;
; 0.658 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.928      ;
; 0.664 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.931      ;
; 0.671 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.938      ;
; 0.679 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.944      ;
; 0.682 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.947      ;
; 0.683 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.950      ;
; 0.693 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.959      ;
; 0.693 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.959      ;
; 0.694 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.960      ;
; 0.695 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.961      ;
; 0.706 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.972      ;
; 0.803 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.070      ;
; 0.807 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.072      ;
; 0.821 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.089      ;
; 0.824 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.091      ;
; 0.828 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.095      ;
; 0.838 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.103      ;
; 0.843 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.110      ;
; 0.850 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.115      ;
; 0.853 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.120      ;
; 0.853 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.118      ;
; 0.854 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.119      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.687      ;
; 0.429 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.442 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.709      ;
; 0.453 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.718      ;
; 0.459 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.724      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.506 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 1.092      ;
; 0.526 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.791      ;
; 0.526 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.791      ;
; 0.528 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.793      ;
; 0.529 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.794      ;
; 0.545 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.810      ;
; 0.595 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.861      ;
; 0.596 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.862      ;
; 0.599 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.867      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.869      ;
; 0.617 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.882      ;
; 0.620 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.886      ;
; 0.621 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.887      ;
; 0.621 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.887      ;
; 0.621 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.887      ;
; 0.630 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.894      ;
; 0.633 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.897      ;
; 0.637 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.903      ;
; 0.641 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.644 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.652 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.918      ;
; 0.657 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.665 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.931      ;
; 0.667 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
; 0.674 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.940      ;
; 0.677 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.943      ;
; 0.683 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.948      ;
; 0.699 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.965      ;
; 0.699 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.964      ;
; 0.710 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.361      ; 1.293      ;
; 0.711 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.976      ;
; 0.732 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.361      ; 1.315      ;
; 0.746 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.361      ; 1.329      ;
; 0.774 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.039      ;
; 0.774 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.039      ;
; 0.775 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.040      ;
; 0.776 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.041      ;
; 0.776 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.041      ;
; 0.777 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.042      ;
; 0.777 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.042      ;
; 0.801 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.066      ;
; 0.801 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.801 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.802 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.069      ;
; 0.805 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.071      ;
; 0.806 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.073      ;
; 0.812 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.076      ;
; 0.829 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.089      ;
; 0.829 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.094      ;
; 0.836 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.101      ;
; 0.840 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.104      ;
; 0.848 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.115      ;
; 0.853 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.117      ;
; 0.856 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.123      ;
; 0.868 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.134      ;
; 0.876 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.140      ;
; 0.882 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.146      ;
; 0.922 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.161      ;
; 0.946 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 1.185      ;
; 0.952 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.220      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 6.071      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 6.069      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.802  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.068      ;
; 3.827  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.060      ;
; 3.827  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.060      ;
; 3.827  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.060      ;
; 3.827  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.060      ;
; 3.827  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.060      ;
; 3.827  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.060      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.118      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
; 13.429 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 6.115      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.305 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.462      ;
; 15.305 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.462      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.229 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.663      ; 5.352      ;
; 17.229 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.663      ; 5.352      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
; 18.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.452      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                     ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.735 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.418      ;
; 97.683 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.194      ;
; 97.905 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.011      ;
; 97.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.968      ;
; 97.939 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.968      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.002 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.906      ;
; 98.106 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.813      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.305 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.612      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.213  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.478      ;
; 1.427  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.694      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.465  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 1.770      ;
; 1.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 1.805      ;
; 1.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 1.805      ;
; 1.641  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.904      ;
; 1.781  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.054      ;
; 50.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.270      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.028 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.294      ;
; 1.575 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.093      ;
; 1.575 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.093      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.667 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.667 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.804      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_data_active                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.804      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_1                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.794      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_0                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.794      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.803      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.803      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[2]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.803      ;
; 5.484 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[4]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.803      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[0]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 5.795      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|stage_0              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|stage_0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|stage_1                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|stage_0                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|stage_1                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.794      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[7]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[13]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[15]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[4]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[6]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[7]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[12]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[13]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[14]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[15]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.798      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[9]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.792      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[11]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.792      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[12]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.792      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[13]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.792      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[14]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.792      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[15]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.798      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[17]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[20]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[22]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[23]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.793      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[25]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[28]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[30]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.794      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[31]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.793      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[11]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[4]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[3]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[5]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[3]                                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[19]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[30]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.794      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.800      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[4]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.800      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[20]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.800      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.798      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.793      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.798      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[17]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[19]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[22]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.797      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[23]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[25]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[28]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[28]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[30]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[30]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.794      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[31]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.793      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[31]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.799      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[14]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 5.794      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[2]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.784      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[3]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.783      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[4]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.796      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[13]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[6]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.801      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[6]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.784      ;
; 5.485 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[15]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 5.793      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.856 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 4.221      ;
; 3.856 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.159      ; 4.221      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[0]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[10]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[11]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[12]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[13]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[14]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[15]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[1]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[2]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[4]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[5]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[6]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[7]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[8]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[9]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.615 ; 9.966        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_BLANK                                                                                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[4]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[6]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[7]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[0]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[1]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.556 ; 49.776       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.838 ; 4.300 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.897 ; 8.274 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.988 ; 7.696 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.144 ; 6.725 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.208 ; 6.813 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.170 ; 6.778 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.267 ; 6.884 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.340 ; 7.002 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.265 ; 6.895 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.133 ; 6.716 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.203 ; 6.800 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.768 ; 6.289 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.824 ; 6.344 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.233 ; 6.761 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.180 ; 6.738 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.210 ; 6.776 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.988 ; 7.696 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.198 ; 6.783 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.161 ; 6.758 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.098 ; -0.402 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.012 ; -2.310 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.912 ; -5.415 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -5.269 ; -5.835 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.328 ; -5.919 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -5.294 ; -5.887 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -5.386 ; -5.987 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.455 ; -6.099 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -5.383 ; -5.997 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -5.257 ; -5.826 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -5.324 ; -5.906 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.912 ; -5.415 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.966 ; -5.469 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -5.359 ; -5.870 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -5.307 ; -5.846 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -5.336 ; -5.883 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -6.077 ; -6.765 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -5.318 ; -5.889 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.285 ; -5.866 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.606 ; 14.146 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.959  ; 9.837  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.531  ; 6.512  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.532  ; 8.372  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.019  ; 5.982  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.810  ; 5.877  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.959  ; 9.837  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.109  ; 8.043  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.704  ; 8.682  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.259  ; 6.331  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.860  ; 6.792  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.379  ; 7.098  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.715  ; 6.815  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.611  ; 6.661  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.193  ; 7.952  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.910  ; 5.939  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.679  ; 8.444  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.570  ; 7.303  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.512  ; 6.377  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.712  ; 5.742  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 6.503  ; 6.475  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.051  ; 7.754  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.666  ; 5.659  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.479  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.029  ; 6.008  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.750  ; 7.624  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.270  ; 7.174  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.133  ; 7.955  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.697  ; 7.581  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.219  ; 8.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.233  ; 7.135  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.377  ; 6.341  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.341  ; 7.138  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.696  ; 5.665  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.753  ; 7.690  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.578  ; 7.376  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.749  ; 5.760  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.479  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.758  ; 6.622  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.563  ; 5.516  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.356  ; 9.076  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.100  ; 6.132  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 9.717  ; 9.683  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 8.625  ; 8.480  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 27.570 ; 27.426 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.580 ; 26.580 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.563 ; 27.374 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.570 ; 27.426 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.252 ; 27.077 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.526 ; 26.548 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.931 ; 24.899 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.696 ; 25.718 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.258 ; 26.155 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 26.246 ; 26.293 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.957 ; 29.007 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.602 ; 26.624 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.373 ; 26.354 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.790 ; 26.760 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.936 ; 26.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 28.957 ; 29.007 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.971 ; 25.988 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 28.274 ; 28.172 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.781 ; 26.810 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.574 ; 25.581 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.905 ; 27.709 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.192 ; 27.081 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.772 ; 25.795 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.905 ; 27.709 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.730 ; 27.531 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.748 ; 27.624 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.371 ; 27.200 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.006 ; 26.990 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.003 ; 26.013 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.235 ; 25.201 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.226 ; 11.767 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.040  ; 5.064  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.826  ; 5.804  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.746  ; 7.588  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.336  ; 5.297  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.134  ; 5.194  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.118  ; 8.997  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.342  ; 7.274  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.912  ; 7.888  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.566  ; 5.631  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.144  ; 6.075  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.718  ; 6.432  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.005  ; 6.097  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.906  ; 5.950  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 7.500  ; 7.254  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.232  ; 5.256  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.889  ; 7.659  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.906  ; 6.634  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.810  ; 5.675  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.040  ; 5.064  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.799  ; 5.768  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 7.363  ; 7.063  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.997  ; 4.986  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.898  ; 4.849  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.347  ; 5.323  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.998  ; 6.873  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.538  ; 6.442  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.367  ; 7.192  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.947  ; 6.831  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 7.449  ; 7.352  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.502  ; 6.404  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.679  ; 5.641  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.606  ; 6.408  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.027  ; 4.993  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.002  ; 6.937  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.834  ; 6.636  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.077  ; 5.084  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.698  ; 7.471  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.045  ; 5.911  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.898  ; 4.849  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 8.538  ; 8.265  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.413  ; 5.439  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.886  ; 8.849  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.838  ; 7.694  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 24.291 ; 24.256 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.874 ; 25.870 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.819 ; 26.633 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.824 ; 26.682 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.519 ; 26.348 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.823 ; 25.840 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.291 ; 24.256 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.025 ; 25.041 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.565 ; 25.462 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.552 ; 25.593 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.263 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.290 ; 25.303 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.894 ; 25.911 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.674 ; 25.651 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.075 ; 26.042 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.214 ; 26.169 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 28.157 ; 28.201 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.290 ; 25.303 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.499 ; 27.397 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.067 ; 26.091 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.906 ; 24.909 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 25.097 ; 25.115 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.461 ; 26.350 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.097 ; 25.115 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.147 ; 26.954 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.978 ; 26.782 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.995 ; 26.871 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.633 ; 26.465 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.283 ; 26.263 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.319 ; 25.324 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.583 ; 24.547 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.117 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 6.018 ; 5.873 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.678 ; 6.525 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.679 ; 6.526 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.418 ; 6.265 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.418 ; 6.265 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.699 ; 6.546 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.696 ; 6.543 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.696 ; 6.543 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.787 ; 6.634 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.353 ; 6.208 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.018 ; 5.873 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.744 ; 6.599 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.709 ; 6.564 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.653 ; 6.508 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.917 ; 6.764 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.699 ; 6.546 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.917 ; 6.764 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.342 ; 5.197 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.942 ; 5.789 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.943 ; 5.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.692 ; 5.539 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.692 ; 5.539 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.962 ; 5.809 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.959 ; 5.806 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.959 ; 5.806 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.046 ; 5.893 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.664 ; 5.519 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.342 ; 5.197 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.039 ; 5.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.006 ; 5.861 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.952 ; 5.807 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.172 ; 6.019 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.962 ; 5.809 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.172 ; 6.019 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.951     ; 6.096     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.631     ; 6.784     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.619     ; 6.772     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.382     ; 6.535     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.382     ; 6.535     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.646     ; 6.799     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.641     ; 6.794     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.641     ; 6.794     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.788     ; 6.941     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.291     ; 6.436     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.951     ; 6.096     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.678     ; 6.823     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.626     ; 6.771     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.607     ; 6.752     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.856     ; 7.009     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.646     ; 6.799     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.856     ; 7.009     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.273     ; 5.418     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.891     ; 6.044     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.879     ; 6.032     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.652     ; 5.805     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.652     ; 5.805     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.905     ; 6.058     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.900     ; 6.053     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.900     ; 6.053     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.041     ; 6.194     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.598     ; 5.743     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.273     ; 5.418     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.970     ; 6.115     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.921     ; 6.066     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.902     ; 6.047     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.107     ; 6.260     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.905     ; 6.058     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.107     ; 6.260     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.787 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 33.787                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 18.570       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 15.217       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.226                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 18.615       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 15.611       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.276                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 18.562       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 18.714       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.533                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.127       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 18.406       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 37.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.966       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.949       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.129       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.118       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.606                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 18.968       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 18.739       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.899       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.624                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 18.780       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 18.975       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.869       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.092                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.129       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 18.757       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.206       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.102                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.129       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 18.690       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.283       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.154                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.129       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 18.964       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.061       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.126       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 18.782       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.281       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 18.777       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.128       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.426       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.130       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 18.537       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.122       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.116                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.525       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.863       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.728       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.264                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.466       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.070       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.728       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.300                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.766       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 37.806       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.728       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.313                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.758       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 37.827       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.728       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.415                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.949       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 37.856       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.610       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.453                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.544       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.299       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.610       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.460                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.951       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 37.899       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.610       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.858                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.129       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.119       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.610       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 197.030                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.129       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.901       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 197.410                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.129       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.281       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                    ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                            ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 88.15 MHz  ; 88.15 MHz       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 135.54 MHz ; 135.54 MHz      ; altera_reserved_tck                                                                   ;                                                               ;
; 173.04 MHz ; 173.04 MHz      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 342.82 MHz ; 250.0 MHz       ; CLOCK_50                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                             ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.641  ; 0.000         ;
; CLOCK_50                                                                              ; 17.083 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 34.221 ; 0.000         ;
; altera_reserved_tck                                                                   ; 46.311 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                             ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.338 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.354 ; 0.000         ;
; CLOCK_50                                                                              ; 0.355 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.355 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                          ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.316  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 15.660 ; 0.000         ;
; CLOCK_50                                                                              ; 17.306 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.953 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                          ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                   ; 0.906 ; 0.000         ;
; CLOCK_50                                                                              ; 0.939 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.488 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3.462 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.632  ; 0.000         ;
; CLOCK_50                                                                              ; 9.688  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.488 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.641 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.250      ;
; 6.921 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.956      ;
; 7.007 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.845      ;
; 7.080 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.802      ;
; 7.080 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.802      ;
; 7.093 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.786      ;
; 7.093 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.789      ;
; 7.098 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.784      ;
; 7.203 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.679      ;
; 7.206 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.676      ;
; 7.229 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.653      ;
; 7.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.590      ;
; 7.265 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.617      ;
; 7.284 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.568      ;
; 7.285 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.597      ;
; 7.294 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.585      ;
; 7.308 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.568      ;
; 7.313 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.539      ;
; 7.319 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.559      ;
; 7.326 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.556      ;
; 7.335 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.547      ;
; 7.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.535      ;
; 7.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.528      ;
; 7.461 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.391      ;
; 7.478 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.404      ;
; 7.480 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.402      ;
; 7.481 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.401      ;
; 7.526 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.353      ;
; 7.547 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.332      ;
; 7.560 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.322      ;
; 7.596 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.295      ;
; 7.604 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.270      ;
; 7.606 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.285      ;
; 7.662 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.212      ;
; 7.663 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.219      ;
; 7.669 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[23] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 2.203      ;
; 7.685 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.167      ;
; 7.690 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.194      ;
; 7.697 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.185      ;
; 7.717 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.167      ;
; 7.720 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.164      ;
; 7.728 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.148      ;
; 7.728 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 2.144      ;
; 7.748 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.136      ;
; 7.750 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.134      ;
; 7.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.110      ;
; 7.771 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.108      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.775 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.107      ;
; 7.780 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[23] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 2.092      ;
; 7.796 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.080      ;
; 7.803 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.073      ;
; 7.804 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.073      ;
; 7.808 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 2.064      ;
; 7.812 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 2.066      ;
; 7.826 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 2.046      ;
; 7.827 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.063      ;
; 7.828 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.062      ;
; 7.841 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.035      ;
; 7.843 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 2.029      ;
; 7.845 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 2.031      ;
; 7.846 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.028      ;
; 7.868 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.009      ;
; 7.876 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.008      ;
; 7.878 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.006      ;
; 7.881 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.003      ;
; 7.957 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 1.919      ;
; 7.968 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 1.910      ;
; 7.969 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 1.903      ;
; 7.969 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 1.903      ;
; 7.975 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 1.877      ;
; 7.975 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 1.877      ;
; 7.975 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 1.877      ;
; 7.975 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 1.877      ;
; 7.975 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 1.877      ;
; 7.975 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 1.877      ;
; 7.982 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 1.896      ;
; 7.988 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 1.888      ;
; 7.990 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 1.888      ;
; 7.993 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 1.884      ;
; 8.000 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[17] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 1.874      ;
; 8.004 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 1.875      ;
; 8.004 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 1.872      ;
; 8.007 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 1.870      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
; 8.010 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.872      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.083 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.845      ;
; 17.382 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.546      ;
; 17.624 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.304      ;
; 18.020 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.908      ;
; 18.032 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.896      ;
; 18.216 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.712      ;
; 18.263 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.665      ;
; 18.386 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.563      ;
; 18.450 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.478      ;
; 18.520 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.387      ;
; 18.557 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.371      ;
; 18.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.363      ;
; 18.582 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.346      ;
; 18.695 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.233      ;
; 18.830 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.098      ;
; 18.830 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.098      ;
; 18.832 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.096      ;
; 18.877 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.051      ;
; 18.878 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.050      ;
; 18.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.028      ;
; 18.909 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.019      ;
; 18.911 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.017      ;
; 18.927 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.001      ;
; 18.928 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.000      ;
; 18.928 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.000      ;
; 18.940 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.988      ;
; 18.943 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.985      ;
; 19.017 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.911      ;
; 19.042 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.886      ;
; 19.080 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.848      ;
; 19.161 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.767      ;
; 19.173 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.755      ;
; 19.216 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.712      ;
; 19.245 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.683      ;
; 19.245 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.683      ;
; 19.269 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.659      ;
; 19.269 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.659      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 34.221 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.330     ; 5.448      ;
; 34.222 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.316     ; 5.461      ;
; 34.437 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.316     ; 5.246      ;
; 34.459 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.316     ; 5.224      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.316     ; 5.128      ;
; 34.632 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.032      ;
; 34.632 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.032      ;
; 34.686 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.320     ; 4.993      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.735 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.947      ;
; 34.777 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.320     ; 4.902      ;
; 35.087 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.593      ;
; 35.159 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 4.526      ;
; 35.250 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.320     ; 4.429      ;
; 35.264 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.701      ;
; 35.332 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.325     ; 4.342      ;
; 35.338 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.330      ;
; 35.436 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 4.249      ;
; 35.484 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.184      ;
; 35.494 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.174      ;
; 35.598 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.070      ;
; 35.614 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.054      ;
; 35.620 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.048      ;
; 35.621 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 4.064      ;
; 35.630 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.038      ;
; 35.643 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 4.042      ;
; 35.655 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 4.013      ;
; 35.664 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 4.021      ;
; 35.712 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 3.956      ;
; 35.722 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.963      ;
; 35.722 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.963      ;
; 35.723 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.962      ;
; 35.745 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.940      ;
; 35.748 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.937      ;
; 35.753 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.932      ;
; 35.757 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.928      ;
; 35.771 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 3.914      ;
; 35.876 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 3.792      ;
; 35.897 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 4.028      ;
; 35.907 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.331     ; 3.761      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.910 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.018      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 35.921 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.007      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.006 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.922      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.151 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.777      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.163 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.765      ;
; 36.169 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.759      ;
; 36.169 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 3.759      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.311 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.924      ;
; 46.466 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.766      ;
; 46.641 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.591      ;
; 46.945 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.287      ;
; 47.303 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.893      ;
; 47.783 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.447      ;
; 47.990 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.243      ;
; 48.096 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.099      ;
; 48.419 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 1.810      ;
; 48.424 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.806      ;
; 95.142 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.784      ;
; 95.558 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.368      ;
; 95.716 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.716 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.716 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.716 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.716 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.208      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.198      ;
; 95.761 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.163      ;
; 95.809 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.118      ;
; 95.810 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.117      ;
; 95.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.060      ;
; 95.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.060      ;
; 95.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.060      ;
; 95.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.060      ;
; 95.862 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.060      ;
; 95.874 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.014      ;
; 95.874 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.014      ;
; 95.875 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.013      ;
; 95.875 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.013      ;
; 95.875 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.013      ;
; 95.907 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.017      ;
; 95.907 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.017      ;
; 95.907 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.015      ;
; 95.908 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.980      ;
; 96.044 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.844      ;
; 96.045 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.843      ;
; 96.053 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.869      ;
; 96.053 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.869      ;
; 96.075 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.851      ;
; 96.119 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.807      ;
; 96.122 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.805      ;
; 96.122 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.805      ;
; 96.122 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.805      ;
; 96.122 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.805      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.209 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.716      ;
; 96.213 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.677      ;
; 96.221 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.703      ;
; 96.225 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.702      ;
; 96.226 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.701      ;
; 96.237 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.690      ;
; 96.237 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.690      ;
; 96.237 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.690      ;
; 96.237 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.690      ;
; 96.247 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.643      ;
; 96.253 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.673      ;
; 96.253 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.673      ;
; 96.254 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.672      ;
; 96.254 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.672      ;
; 96.258 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.666      ;
; 96.273 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.654      ;
; 96.301 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.630      ;
; 96.301 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.630      ;
; 96.301 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.630      ;
; 96.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.616      ;
; 96.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.616      ;
; 96.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.616      ;
; 96.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.616      ;
; 96.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.578      ;
; 96.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.578      ;
; 96.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.578      ;
; 96.348 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.578      ;
; 96.351 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.575      ;
; 96.351 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.575      ;
; 96.351 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.575      ;
; 96.371 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.555      ;
; 96.372 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.554      ;
; 96.379 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.511      ;
; 96.379 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.511      ;
; 96.380 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.510      ;
; 96.380 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 3.510      ;
; 96.390 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.534      ;
; 96.390 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.534      ;
; 96.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.533      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.338 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.926      ;
; 0.342 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.940      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.951      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.952      ;
; 0.350 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.945      ;
; 0.350 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.958      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[0]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[0]                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_pixel_buffer_dma_avalon_pixel_dma_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_pixel_buffer_dma_avalon_pixel_dma_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[3]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[3]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.397 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.405 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.416 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.437 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.679      ;
; 0.443 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.685      ;
; 0.446 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.688      ;
; 0.515 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.528 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.528 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.549 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.790      ;
; 0.552 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.554 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.557 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.559 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.802      ;
; 0.559 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.802      ;
; 0.563 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.805      ;
; 0.564 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.807      ;
; 0.565 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.807      ;
; 0.566 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.808      ;
; 0.568 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.809      ;
; 0.569 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.814      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.814      ;
; 0.574 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.817      ;
; 0.574 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.817      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.817      ;
; 0.577 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.820      ;
; 0.579 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.820      ;
; 0.580 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.824      ;
; 0.582 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.826      ;
; 0.588 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.830      ;
; 0.600 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.843      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.850      ;
; 0.612 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.856      ;
; 0.624 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.627 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.869      ;
; 0.632 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.875      ;
; 0.633 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.876      ;
; 0.633 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.875      ;
; 0.634 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.876      ;
; 0.644 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.887      ;
; 0.727 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.973      ;
; 0.740 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.984      ;
; 0.745 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.988      ;
; 0.750 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.991      ;
; 0.766 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.010      ;
; 0.768 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.009      ;
; 0.770 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.011      ;
; 0.775 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.018      ;
; 0.777 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.019      ;
; 0.782 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.023      ;
; 0.789 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.030      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.408 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.650      ;
; 0.426 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.668      ;
; 0.540 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.782      ;
; 0.551 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.793      ;
; 0.566 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.808      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.856      ;
; 0.615 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.857      ;
; 0.633 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.875      ;
; 0.635 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.877      ;
; 0.654 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.896      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.901      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.902      ;
; 0.679 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.921      ;
; 0.718 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.960      ;
; 0.720 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.962      ;
; 0.720 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.962      ;
; 0.733 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.975      ;
; 0.915 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.157      ;
; 0.918 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.160      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 1.060 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.302      ;
; 1.076 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.297      ;
; 1.221 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.484      ;
; 1.241 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.483      ;
; 1.328 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.570      ;
; 1.430 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.672      ;
; 1.466 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.708      ;
; 1.842 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.084      ;
; 2.072 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.314      ;
; 2.355 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.623      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.643      ;
; 0.409 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.651      ;
; 0.418 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.659      ;
; 0.439 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.680      ;
; 0.475 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.716      ;
; 0.476 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.717      ;
; 0.477 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.718      ;
; 0.478 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.719      ;
; 0.494 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.736      ;
; 0.499 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.319      ; 1.019      ;
; 0.548 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.793      ;
; 0.555 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.798      ;
; 0.570 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.814      ;
; 0.572 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.815      ;
; 0.572 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.815      ;
; 0.573 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.815      ;
; 0.583 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.824      ;
; 0.585 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.826      ;
; 0.586 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.827      ;
; 0.589 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.831      ;
; 0.591 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.597 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.839      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.853      ;
; 0.617 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.859      ;
; 0.619 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.861      ;
; 0.624 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.865      ;
; 0.639 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.881      ;
; 0.639 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.880      ;
; 0.648 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.889      ;
; 0.673 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.316      ; 1.190      ;
; 0.691 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.316      ; 1.208      ;
; 0.702 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.316      ; 1.219      ;
; 0.705 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.946      ;
; 0.706 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.947      ;
; 0.706 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.947      ;
; 0.707 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.948      ;
; 0.708 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.949      ;
; 0.708 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.949      ;
; 0.709 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.950      ;
; 0.726 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.967      ;
; 0.742 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.979      ;
; 0.742 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.982      ;
; 0.746 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.987      ;
; 0.747 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.990      ;
; 0.748 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.991      ;
; 0.748 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.991      ;
; 0.750 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.993      ;
; 0.751 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.994      ;
; 0.771 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.015      ;
; 0.773 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.017      ;
; 0.775 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.017      ;
; 0.778 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.019      ;
; 0.783 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.025      ;
; 0.792 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.033      ;
; 0.807 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.047      ;
; 0.816 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.056      ;
; 0.848 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.063      ;
; 0.868 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.083      ;
; 0.873 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.118      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.559      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.316  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.557      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.317  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 5.556      ;
; 4.340  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 5.547      ;
; 4.340  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 5.547      ;
; 4.340  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 5.547      ;
; 4.340  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 5.547      ;
; 4.340  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 5.547      ;
; 4.340  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 5.547      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.992 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 5.577      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
; 13.994 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.574      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.660 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 4.130      ;
; 15.660 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 4.130      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.306 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 4.932      ;
; 17.306 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 4.932      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
; 18.626 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.071     ; 1.302      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.953 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.280      ;
; 97.868 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 2.020      ;
; 98.094 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.830      ;
; 98.142 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.778      ;
; 98.142 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.778      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.179 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.741      ;
; 98.300 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.628      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.478 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.449      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
; 98.656 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.111  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.352      ;
; 1.311  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.554      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.333  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.611      ;
; 1.382  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.660      ;
; 1.382  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 1.660      ;
; 1.493  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.731      ;
; 1.613  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.858      ;
; 50.578 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.382      ; 1.151      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 1.504 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.849      ; 4.594      ;
; 1.504 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.849      ; 4.594      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.488 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.731      ;
; 1.488 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.731      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[0]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.191      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|stage_0              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|stage_0                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_data_active                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 5.191      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_1                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 5.181      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|full_0                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 5.181      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|stage_1                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 5.190      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|stage_0                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 5.182      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 5.190      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|stage_1                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.183      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 5.181      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[2]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 5.190      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_latent_16_reg_segment_0[4]                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 5.190      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.187      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 5.186      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_data_offset[2]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 5.186      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.185      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[15]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.185      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[17]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 5.184      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[22]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 5.184      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[25]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 5.184      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 5.186      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[4]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 5.186      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 5.184      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 5.186      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.185      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.185      ;
; 4.899 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[22]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 5.184      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[7]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[13]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[15]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[21]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[4]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[6]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[7]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[12]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[13]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[14]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[15]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[1]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[2]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[3]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[4]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[5]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[6]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[7]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[11]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[4]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[3]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[5]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[3]                                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[19]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[5]                                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 5.175      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[17]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[19]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[23]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[25]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[28]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[30]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[31]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 5.186      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[3]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[13]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[6]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.188      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[7]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[11]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[15]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[19]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[23]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[27]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.900 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[31]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 5.171      ;
; 4.901 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[1]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 5.182      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.462 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 3.788      ;
; 3.462 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 3.788      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[0]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[10]                                                                                                                             ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[11]                                                                                                                             ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[12]                                                                                                                             ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[13]                                                                                                                             ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[14]                                                                                                                             ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[15]                                                                                                                             ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[1]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[2]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[4]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[5]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[6]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[7]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[8]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[9]                                                                                                                              ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.632 ; 9.962        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.688  ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.906  ; 10.124       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_BLANK                                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[4]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[6]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[7]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[0]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[1]                                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.488 ; 49.706       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.747 ; 4.223 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.663 ; 8.145 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.218 ; 6.730 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.440 ; 5.855 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.493 ; 5.936 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.470 ; 5.905 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.567 ; 6.001 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.619 ; 6.112 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.551 ; 6.009 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.426 ; 5.844 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.497 ; 5.921 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.097 ; 5.460 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.144 ; 5.515 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.522 ; 5.889 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.474 ; 5.858 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.506 ; 5.900 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.218 ; 6.730 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.492 ; 5.903 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.453 ; 5.884 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.204 ; -0.586 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.109 ; -2.491 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.335 ; -4.685 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.663 ; -5.066 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -4.711 ; -5.141 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.691 ; -5.114 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.784 ; -5.205 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.833 ; -5.312 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.768 ; -5.212 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.647 ; -5.053 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.715 ; -5.127 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.335 ; -4.685 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.380 ; -4.738 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.743 ; -5.098 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.697 ; -5.068 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.728 ; -5.108 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -5.408 ; -5.905 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.711 ; -5.110 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.675 ; -5.093 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.647 ; 13.087 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.289  ; 8.859  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.110  ; 5.935  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.993  ; 7.617  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.615  ; 5.459  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.420  ; 5.360  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.289  ; 8.859  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.640  ; 7.284  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.119  ; 7.813  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.790  ; 5.705  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.438  ; 6.170  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.767  ; 6.340  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.214  ; 6.152  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.128  ; 6.012  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 7.515  ; 7.120  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.474  ; 5.362  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.136  ; 7.604  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.931  ; 6.532  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.064  ; 5.827  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.327  ; 5.239  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 6.072  ; 5.900  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 7.391  ; 6.936  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.286  ; 5.166  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.964  ; 7.498  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.618  ; 5.484  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.234  ; 6.951  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.776  ; 6.551  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.621  ; 7.245  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.198  ; 6.911  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 7.674  ; 7.391  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.747  ; 6.516  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.940  ; 5.791  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.870  ; 6.430  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.274  ; 5.120  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.221  ; 6.923  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.097  ; 6.644  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.327  ; 5.188  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.964  ; 7.498  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.320  ; 6.048  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.188  ; 5.042  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 8.825  ; 8.232  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.693  ; 5.596  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 9.063  ; 8.722  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 8.076  ; 7.711  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 27.110 ; 26.739 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.141 ; 25.982 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.099 ; 26.705 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.110 ; 26.739 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.809 ; 26.435 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.104 ; 25.950 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.594 ; 24.482 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.311 ; 25.222 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.849 ; 25.604 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.837 ; 25.720 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.620 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.375 ; 28.173 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.165 ; 26.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.961 ; 25.779 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.345 ; 26.155 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.461 ; 26.283 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 28.375 ; 28.173 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.583 ; 25.466 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.803 ; 27.386 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.330 ; 26.209 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.201 ; 25.081 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.426 ; 27.013 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.705 ; 26.460 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.378 ; 25.295 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.426 ; 27.013 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.265 ; 26.847 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.261 ; 26.933 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.915 ; 26.557 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.526 ; 26.379 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.597 ; 25.474 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.884 ; 24.751 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.468 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.306 ; 10.746 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.708  ; 4.619  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.460  ; 5.288  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.267  ; 6.903  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.987  ; 4.833  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.798  ; 4.736  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.514  ; 8.096  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.930  ; 6.584  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.390  ; 7.092  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.155  ; 5.069  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.776  ; 5.515  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.161  ; 5.735  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.564  ; 5.499  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.480  ; 5.364  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.882  ; 6.485  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.853  ; 4.741  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.408  ; 6.892  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.321  ; 5.921  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.417  ; 5.185  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.708  ; 4.619  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.423  ; 5.254  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 6.760  ; 6.307  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.670  ; 4.551  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.577  ; 4.433  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.990  ; 4.858  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.541  ; 6.265  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.102  ; 5.882  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.913  ; 6.548  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.507  ; 6.227  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.964  ; 6.688  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.074  ; 5.848  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.299  ; 5.152  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.194  ; 5.768  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.661  ; 4.509  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.531  ; 6.240  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.412  ; 5.972  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.711  ; 4.574  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.242  ; 6.791  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.664  ; 5.399  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.577  ; 4.433  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 8.067  ; 7.494  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.060  ; 4.964  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.298  ; 7.965  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.348  ; 6.994  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 24.005 ; 23.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.492 ; 25.335 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 26.412 ; 26.029 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.421 ; 26.061 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 26.132 ; 25.770 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.456 ; 25.304 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.005 ; 23.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.693 ; 24.604 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.210 ; 24.972 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.197 ; 25.082 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.119 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.956 ; 24.839 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.513 ; 25.374 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.317 ; 25.139 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.687 ; 25.500 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.797 ; 25.621 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 27.636 ; 27.438 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 24.956 ; 24.839 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 27.085 ; 26.681 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.672 ; 25.552 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.587 ; 24.468 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.757 ; 24.674 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 26.030 ; 25.791 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.757 ; 24.674 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 26.724 ; 26.324 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 26.568 ; 26.163 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 26.565 ; 26.246 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 26.233 ; 25.885 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.860 ; 25.715 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 24.967 ; 24.846 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.285 ; 24.153 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.969 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.577 ; 5.412 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.227 ; 6.082 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.235 ; 6.090 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.985 ; 5.840 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.985 ; 5.840 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.244 ; 6.099 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.240 ; 6.095 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.240 ; 6.095 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.325 ; 6.180 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.887 ; 5.722 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.577 ; 5.412 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.253 ; 6.088 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.220 ; 6.055 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.178 ; 6.013 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.461 ; 6.316 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.244 ; 6.099 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.461 ; 6.316 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.971 ; 4.806 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.557 ; 5.412 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.565 ; 5.420 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.325 ; 5.180 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.325 ; 5.180 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.574 ; 5.429 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.569 ; 5.424 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.569 ; 5.424 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.651 ; 5.506 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.269 ; 5.104 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.971 ; 4.806 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.620 ; 5.455 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.588 ; 5.423 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.548 ; 5.383 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.782 ; 5.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.574 ; 5.429 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.782 ; 5.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.345     ; 5.510     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.025     ; 6.170     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.012     ; 6.157     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.803     ; 5.948     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.803     ; 5.948     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.040     ; 6.185     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.034     ; 6.179     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.034     ; 6.179     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.165     ; 6.310     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.651     ; 5.816     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.345     ; 5.510     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.001     ; 6.166     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.956     ; 6.121     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.934     ; 6.099     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.227     ; 6.372     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.040     ; 6.185     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.227     ; 6.372     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.741     ; 4.906     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.358     ; 5.503     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.345     ; 5.490     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.145     ; 5.290     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.145     ; 5.290     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.372     ; 5.517     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.366     ; 5.511     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.366     ; 5.511     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.492     ; 5.637     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.036     ; 5.201     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.741     ; 4.906     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.371     ; 5.536     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.328     ; 5.493     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.307     ; 5.472     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.551     ; 5.696     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.372     ; 5.517     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.551     ; 5.696     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.311 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 34.311                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 18.701       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 15.610       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.706                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 18.736       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 15.970       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.525                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 18.695       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 18.830       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.216       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 18.557       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.121                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.068       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.053       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.019                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 19.070       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 18.841       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.108       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 18.867       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 19.087       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.083       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 18.856       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.380       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 18.816       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.457       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.541                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 19.070       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.254       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.214       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 18.884       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.447       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.677                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 18.879       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.216       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.582       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.110                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 18.688       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.205       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.746                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 38.652       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 38.046       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.048       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.906                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.612       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.246       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.048       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.966                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.889       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 38.029       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.048       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.982                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.881       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.053       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.048       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.015                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.043       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.035       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.937       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.081                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.045       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.099       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.937       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.085                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.684       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.464       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.937       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.444                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.218       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.289       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.937       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 197.277                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.218       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.059       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 197.661                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.217       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.444       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                             ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.143  ; 0.000         ;
; CLOCK_50                                                                              ; 18.363 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 37.104 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.370 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                             ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.125 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.180 ; 0.000         ;
; CLOCK_50                                                                              ; 0.181 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.182 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                          ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.638  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 17.473 ; 0.000         ;
; CLOCK_50                                                                              ; 18.478 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.739 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                          ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.487 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.488 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.790 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 1.891 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                              ; 9.267  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.749  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.755 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.301 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                         ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 8.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.821      ;
; 8.279 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.676      ;
; 8.350 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.606      ;
; 8.356 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.600      ;
; 8.361 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.574      ;
; 8.375 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.581      ;
; 8.377 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.579      ;
; 8.438 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.518      ;
; 8.441 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.515      ;
; 8.444 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.512      ;
; 8.459 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.498      ;
; 8.485 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.450      ;
; 8.495 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.461      ;
; 8.499 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.457      ;
; 8.503 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.453      ;
; 8.509 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.426      ;
; 8.514 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.442      ;
; 8.520 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.415      ;
; 8.532 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.424      ;
; 8.557 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.400      ;
; 8.577 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.377      ;
; 8.581 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.354      ;
; 8.582 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.374      ;
; 8.591 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.365      ;
; 8.592 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.364      ;
; 8.606 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.350      ;
; 8.608 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.348      ;
; 8.631 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.333      ;
; 8.647 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.317      ;
; 8.667 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.290      ;
; 8.669 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.287      ;
; 8.678 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.279      ;
; 8.741 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.211      ;
; 8.749 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.203      ;
; 8.754 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[23] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.196      ;
; 8.755 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.201      ;
; 8.761 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.174      ;
; 8.762 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.194      ;
; 8.772 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.178      ;
; 8.781 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.177      ;
; 8.784 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.174      ;
; 8.786 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.172      ;
; 8.792 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.165      ;
; 8.793 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.164      ;
; 8.793 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.161      ;
; 8.797 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.161      ;
; 8.797 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.161      ;
; 8.826 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[23] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.124      ;
; 8.831 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.123      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.836 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.120      ;
; 8.842 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.112      ;
; 8.846 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.104      ;
; 8.846 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.108      ;
; 8.847 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.116      ;
; 8.847 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.109      ;
; 8.848 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.106      ;
; 8.850 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.105      ;
; 8.859 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.091      ;
; 8.862 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.096      ;
; 8.863 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.092      ;
; 8.863 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.089      ;
; 8.865 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.085      ;
; 8.868 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.090      ;
; 8.871 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.087      ;
; 8.872 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.091      ;
; 8.894 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.060      ;
; 8.897 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.059      ;
; 8.903 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.054      ;
; 8.908 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.048      ;
; 8.915 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.042      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.032      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.017      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.017      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.017      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.017      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.017      ;
; 8.918 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 1.017      ;
; 8.919 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.031      ;
; 8.926 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.030      ;
; 8.939 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.015      ;
; 8.941 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.014      ;
; 8.948 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[17] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.004      ;
; 8.950 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[22] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.004      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
; 8.951 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.005      ;
+-------+----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.363 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.582      ;
; 18.571 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.374      ;
; 18.690 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.255      ;
; 18.934 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.011      ;
; 18.936 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.009      ;
; 19.013 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.932      ;
; 19.053 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.892      ;
; 19.077 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 0.890      ;
; 19.154 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 0.770      ;
; 19.165 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.780      ;
; 19.226 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.719      ;
; 19.231 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.714      ;
; 19.238 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.707      ;
; 19.301 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.644      ;
; 19.374 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.571      ;
; 19.376 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.569      ;
; 19.378 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.567      ;
; 19.385 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.560      ;
; 19.386 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.559      ;
; 19.400 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.545      ;
; 19.406 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.539      ;
; 19.406 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.539      ;
; 19.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.530      ;
; 19.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.530      ;
; 19.420 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.525      ;
; 19.423 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.522      ;
; 19.424 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.521      ;
; 19.489 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.456      ;
; 19.495 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.450      ;
; 19.505 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.440      ;
; 19.546 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.399      ;
; 19.548 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.397      ;
; 19.570 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.375      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.595 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.350      ;
; 19.595 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.350      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 37.104 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.190     ; 2.693      ;
; 37.137 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.175     ; 2.675      ;
; 37.238 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.175     ; 2.574      ;
; 37.253 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.175     ; 2.559      ;
; 37.329 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.175     ; 2.483      ;
; 37.330 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.464      ;
; 37.330 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.464      ;
; 37.400 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.180     ; 2.407      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.405 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.176     ; 2.406      ;
; 37.407 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.180     ; 2.400      ;
; 37.586 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.178     ; 2.223      ;
; 37.594 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 2.222      ;
; 37.637 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.333      ;
; 37.669 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.133      ;
; 37.678 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.180     ; 2.129      ;
; 37.684 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 2.111      ;
; 37.744 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 2.051      ;
; 37.744 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.199      ;
; 37.759 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 2.036      ;
; 37.766 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 2.050      ;
; 37.811 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.984      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.813 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.134      ;
; 37.827 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.968      ;
; 37.829 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.966      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.830 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.117      ;
; 37.832 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.963      ;
; 37.877 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.918      ;
; 37.878 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.938      ;
; 37.890 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.192     ; 1.905      ;
; 37.891 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.925      ;
; 37.900 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.916      ;
; 37.940 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.876      ;
; 37.943 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.873      ;
; 37.943 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.873      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.944 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.003      ;
; 37.948 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.868      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.949 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.998      ;
; 37.952 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.864      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.859      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.957 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.990      ;
; 37.962 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.854      ;
; 37.964 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.171     ; 1.852      ;
; 37.964 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.983      ;
; 37.964 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.983      ;
; 37.964 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.983      ;
; 37.964 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                           ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 1.983      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.370 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.062      ;
; 48.472 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.958      ;
; 48.571 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.859      ;
; 48.709 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.721      ;
; 48.809 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.595      ;
; 49.057 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.370      ;
; 49.204 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.227      ;
; 49.257 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.416      ; 1.146      ;
; 49.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.960      ;
; 49.467 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.960      ;
; 97.423 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.522      ;
; 97.616 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.635 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.308      ;
; 97.646 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.299      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.266      ;
; 97.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.241      ;
; 97.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.241      ;
; 97.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.241      ;
; 97.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.241      ;
; 97.699 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.241      ;
; 97.716 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.201      ;
; 97.716 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.201      ;
; 97.716 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.201      ;
; 97.716 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.201      ;
; 97.716 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.201      ;
; 97.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.222      ;
; 97.729 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.214      ;
; 97.730 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.213      ;
; 97.733 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.213      ;
; 97.735 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.211      ;
; 97.740 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.177      ;
; 97.812 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.128      ;
; 97.813 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.127      ;
; 97.816 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.101      ;
; 97.816 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.101      ;
; 97.832 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.113      ;
; 97.851 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.094      ;
; 97.854 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.092      ;
; 97.865 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.079      ;
; 97.865 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.079      ;
; 97.865 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.079      ;
; 97.865 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.079      ;
; 97.900 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.019      ;
; 97.915 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.027      ;
; 97.923 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.996      ;
; 97.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.008      ;
; 97.941 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.004      ;
; 97.941 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.004      ;
; 97.941 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.004      ;
; 97.941 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.004      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.943 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.000      ;
; 97.952 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.992      ;
; 97.961 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.983      ;
; 97.961 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.983      ;
; 97.961 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.983      ;
; 97.961 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.983      ;
; 97.961 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.983      ;
; 97.962 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.986      ;
; 97.962 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.986      ;
; 97.962 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.986      ;
; 97.966 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.980      ;
; 97.967 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.979      ;
; 97.973 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.970      ;
; 97.973 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.970      ;
; 97.980 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.964      ;
; 97.993 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.993 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                          ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.951      ;
; 97.995 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.924      ;
; 97.995 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.924      ;
; 98.000 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.945      ;
; 98.001 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.944      ;
; 98.007 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.936      ;
; 98.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.934      ;
; 98.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.934      ;
; 98.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.934      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.125 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.454      ;
; 0.138 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.480      ;
; 0.138 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.481      ;
; 0.139 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.473      ;
; 0.140 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.475      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.484      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.485      ;
; 0.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.485      ;
; 0.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.146 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_data[1]                                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.493      ;
; 0.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.494      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.496      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.496      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[0]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.500      ;
; 0.159 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.501      ;
; 0.159 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.160 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_s5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.506      ;
; 0.164 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.500      ;
; 0.164 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.166 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.167 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.496      ;
; 0.167 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.500      ;
; 0.168 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[4]                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.170 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.171 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.500      ;
; 0.172 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|pixel_buffer_dma:the_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.213 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.338      ;
; 0.217 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.342      ;
; 0.220 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.345      ;
; 0.252 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.259 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.397      ;
; 0.271 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.398      ;
; 0.271 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.395      ;
; 0.273 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.400      ;
; 0.275 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.400      ;
; 0.277 ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.401      ;
; 0.287 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.413      ;
; 0.291 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.294 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.418      ;
; 0.299 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.432      ;
; 0.311 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.436      ;
; 0.317 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.443      ;
; 0.318 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.444      ;
; 0.319 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.445      ;
; 0.324 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.450      ;
; 0.357 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.483      ;
; 0.358 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.486      ;
; 0.360 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.484      ;
; 0.364 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.491      ;
; 0.367 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.494      ;
; 0.372 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.498      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.499      ;
; 0.377 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.500      ;
; 0.379 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.505      ;
; 0.379 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.503      ;
; 0.379 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.503      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.316      ;
; 0.204 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.206 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.332      ;
; 0.253 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.379      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.389      ;
; 0.272 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.398      ;
; 0.306 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.434      ;
; 0.310 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.314 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.440      ;
; 0.316 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.442      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.467      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.467      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.484      ;
; 0.361 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.487      ;
; 0.361 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.487      ;
; 0.440 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.458 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.469 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.595      ;
; 0.519 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.645      ;
; 0.552 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.656      ;
; 0.595 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.742      ;
; 0.626 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.752      ;
; 0.644 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.715 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.841      ;
; 0.739 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.865      ;
; 0.957 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.083      ;
; 1.063 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.189      ;
; 1.207 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.333      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.194 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.318      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.208 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.332      ;
; 0.210 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.335      ;
; 0.224 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.349      ;
; 0.233 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.515      ;
; 0.249 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.373      ;
; 0.251 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.376      ;
; 0.255 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.382      ;
; 0.260 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[6]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[5]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[7]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.393      ;
; 0.276 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.399      ;
; 0.278 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.401      ;
; 0.280 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.404      ;
; 0.284 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.409      ;
; 0.293 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.417      ;
; 0.300 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.306 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.311 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.436      ;
; 0.322 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.446      ;
; 0.322 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.446      ;
; 0.328 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.607      ;
; 0.329 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.454      ;
; 0.338 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.617      ;
; 0.342 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[2]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.468      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.175      ; 0.622      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[0]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.469      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.469      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[4]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.470      ;
; 0.348 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.473      ;
; 0.363 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.487      ;
; 0.363 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.487      ;
; 0.363 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.487      ;
; 0.363 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.487      ;
; 0.364 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.489      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.489      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.487      ;
; 0.367 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.491      ;
; 0.378 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.501      ;
; 0.379 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.503      ;
; 0.379 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.503      ;
; 0.381 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.507      ;
; 0.381 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.504      ;
; 0.383 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.509      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.519      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.520      ;
; 0.398 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.520      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.521      ;
; 0.426 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.553      ;
; 0.428 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.556      ;
; 0.438 ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.014      ; 0.536      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.639  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.310      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.640  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.309      ;
; 6.654  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.304      ;
; 6.654  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.304      ;
; 6.654  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.304      ;
; 6.654  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.304      ;
; 6.654  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.304      ;
; 6.654  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.304      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.443 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.325      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
; 16.444 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 3.323      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.473 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 2.374      ;
; 17.473 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.140     ; 2.374      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 18.478 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 2.905      ;
; 18.478 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 2.905      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
; 19.227 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.718      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.739 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.692      ;
; 98.789 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.128      ;
; 98.930 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.013      ;
; 98.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.005      ;
; 98.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.005      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 98.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.975      ;
; 99.044 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.903      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.149 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.796      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.487 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.556 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.506      ;
; 0.556 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.506      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.579  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.703      ;
; 0.674  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.801      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.682  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.833      ;
; 0.698  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.848      ;
; 0.698  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.848      ;
; 0.774  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.896      ;
; 0.837  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.964      ;
; 49.978 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.532      ; 0.614      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.790 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.915      ;
; 0.790 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.915      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[8]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[7]                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[13]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[15]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_data_offset[2]                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[4]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[6]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[7]                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[12]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[13]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[14]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[15]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[8]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[12]                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2[8]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[8]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[9]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[11]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[12]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[13]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[14]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[17]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.950      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[22]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.950      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[23]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[24]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[25]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.950      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[31]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[11]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[4]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[3]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_iw[5]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[3]                                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[19]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|W_wr_data[8]                                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[4]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.950      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[17]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[19]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[22]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.950      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[23]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[25]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[28]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[30]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[31]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[31]                                                                                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.952      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[1]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[5]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[13]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[6]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.953      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[15]                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[7]                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[8]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[9]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[13]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[17]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[21]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[24]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[25]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[29]                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.939      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src2_reg[8]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.943      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot_mask[0]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot_mask[4]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_data_ram_ld_align_sign_bit_16_hi                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot_pass1                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot_sel_fill1                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_ctrl_ld16                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.945      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[4]                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[4]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.794 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.942      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.953      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[0]                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.951      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.957      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.953      ;
; 2.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_pixel_buffer_dma_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|fifo_contains_ones_n ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.952      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.891 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.064      ;
; 1.891 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.064      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a132~porta_address_reg0                                                                                                                                  ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a132~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a117~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a117~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a126~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a126~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a139~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a139~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a145~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a145~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a150~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a150~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a152~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a152~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a163~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a163~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a181~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a181~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a190~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a190~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a200~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a200~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a208~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a208~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a240~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a240~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a253~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a253~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a254~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a254~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a261~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a261~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a262~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a262~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a272~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a272~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a301~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a301~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a305~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a305~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a33~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a36~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a46~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a46~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a47~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a47~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a52~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a52~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a63~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a63~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a78~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a78~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a83~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a88~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a88~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a92~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a92~porta_we_reg                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ram_block1a0~porta_we_reg                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                              ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_we_reg                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a101~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a101~porta_we_reg                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_BLANK                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[0]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[1]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[2]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[3]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[4]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[5]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[6]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_B[7]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[0]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[1]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[2]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[3]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_G[7]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_HS                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_R[1]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|VGA_VS                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|vga_controller:the_vga_controller|s_mode                                                                                                    ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.601 ; 2.070 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.256 ; 3.624 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.675 ; 4.703 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.216 ; 4.121 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.249 ; 4.163 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.227 ; 4.151 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.294 ; 4.229 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.337 ; 4.295 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.289 ; 4.224 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.192 ; 4.104 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.234 ; 4.158 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.997 ; 3.856 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.025 ; 3.887 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.239 ; 4.132 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.196 ; 4.099 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.227 ; 4.133 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.675 ; 4.703 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.226 ; 4.143 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.217 ; 4.132 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.164  ; -0.220 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.588 ; -0.983 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.556 ; -3.404 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.767 ; -3.658 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.798 ; -3.697 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.778 ; -3.687 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.843 ; -3.762 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.883 ; -3.824 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.837 ; -3.757 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.744 ; -3.642 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.785 ; -3.693 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.556 ; -3.404 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.582 ; -3.433 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.787 ; -3.667 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.747 ; -3.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.776 ; -3.669 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -3.208 ; -4.216 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.776 ; -3.679 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.768 ; -3.669 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.304  ; 7.687  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.004  ; 5.391  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.372  ; 3.560  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.335  ; 4.628  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.104  ; 3.253  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.022  ; 3.185  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.004  ; 5.391  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.111  ; 4.385  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.428  ; 4.744  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.246  ; 3.430  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.506  ; 3.692  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.227  ; 4.140  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.501  ; 3.719  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.446  ; 3.641  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.684  ; 4.661  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.080  ; 3.226  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.371  ; 4.620  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.371  ; 4.272  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.349  ; 3.500  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.961  ; 3.105  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.341  ; 3.527  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.570  ; 4.524  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.948  ; 3.075  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.296  ; 4.553  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.138  ; 3.287  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.967  ; 4.217  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.757  ; 3.975  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.162  ; 4.405  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.959  ; 4.198  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.190  ; 4.476  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.739  ; 3.952  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.316  ; 3.484  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.720  ; 3.895  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.956  ; 3.067  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.937  ; 4.181  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.833  ; 4.020  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.973  ; 3.098  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.296  ; 4.553  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.484  ; 3.645  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.885  ; 2.993  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.710  ; 5.001  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.176  ; 3.344  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.938  ; 5.323  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 4.383  ; 4.684  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.821 ; 24.032 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.340 ; 23.536 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.821 ; 24.032 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.800 ; 24.028 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.672 ; 23.862 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.331 ; 23.534 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.533 ; 22.618 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.920 ; 23.085 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.149 ; 23.306 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.167 ; 23.363 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.579 ; 24.952 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.365 ; 23.573 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.228 ; 23.416 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.458 ; 23.667 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.545 ; 23.762 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.579 ; 24.952 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.101 ; 23.261 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.141 ; 24.414 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.499 ; 23.723 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.847 ; 22.974 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.010 ; 24.234 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.653 ; 23.885 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.993 ; 23.148 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.010 ; 24.234 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.907 ; 24.122 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.936 ; 24.184 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.739 ; 23.942 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.596 ; 23.833 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.076 ; 23.238 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.696 ; 22.793 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.087  ; 6.472  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.609  ; 2.745  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.004  ; 3.183  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.929  ; 4.207  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.747  ; 2.888  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.667  ; 2.822  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.574  ; 4.943  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.713  ; 3.974  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.021  ; 4.322  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.887  ; 3.061  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.133  ; 3.310  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.885  ; 3.790  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.134  ; 3.340  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.080  ; 3.265  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.326  ; 4.292  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.729  ; 2.866  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.967  ; 4.204  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.023  ; 3.916  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.983  ; 3.126  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.609  ; 2.745  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.973  ; 3.150  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.214  ; 4.160  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.598  ; 2.718  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.538  ; 2.640  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.782  ; 2.922  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.577  ; 3.815  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.376  ; 3.584  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.765  ; 3.996  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.569  ; 3.796  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.792  ; 4.063  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.358  ; 3.561  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.952  ; 3.111  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.345  ; 3.510  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.611  ; 2.715  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.552  ; 3.785  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.453  ; 3.630  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.627  ; 2.744  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.894  ; 4.138  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.113  ; 3.265  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.538  ; 2.640  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.289  ; 4.567  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.816  ; 2.975  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.512  ; 4.880  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.976  ; 4.262  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.199 ; 22.279 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.976 ; 23.161 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.438 ; 23.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.416 ; 23.632 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.294 ; 23.474 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.966 ; 23.159 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.199 ; 22.279 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.570 ; 22.726 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.791 ; 22.940 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.807 ; 22.993 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.744 ; 22.896 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.997 ; 23.195 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.866 ; 23.044 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.087 ; 23.286 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.168 ; 23.374 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.163 ; 24.519 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.744 ; 22.896 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.741 ; 24.001 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.126 ; 23.339 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.498 ; 22.619 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.639 ; 22.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.272 ; 23.493 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.639 ; 22.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.616 ; 23.829 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.516 ; 23.721 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.544 ; 23.781 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.356 ; 23.548 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.218 ; 23.443 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.719 ; 22.872 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.356 ; 22.446 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.128 ; 3.035 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.454 ; 3.380 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.454 ; 3.380 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.338 ; 3.264 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.338 ; 3.264 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.456 ; 3.382 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.463 ; 3.389 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.463 ; 3.389 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.525 ; 3.451 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.291 ; 3.198 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.128 ; 3.035 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.492 ; 3.399 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.479 ; 3.386 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.437 ; 3.344 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.562 ; 3.488 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.456 ; 3.382 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.562 ; 3.488 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.780 ; 2.687 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.083 ; 3.009 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.083 ; 3.009 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.972 ; 2.898 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.972 ; 2.898 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.085 ; 3.011 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.092 ; 3.018 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.092 ; 3.018 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.151 ; 3.077 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.937 ; 2.844 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.780 ; 2.687 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.129 ; 3.036 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.117 ; 3.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.077 ; 2.984 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.187 ; 3.113 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.085 ; 3.011 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.187 ; 3.113 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.235     ; 3.328     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.647     ; 3.721     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.633     ; 3.707     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.514     ; 3.588     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.514     ; 3.588     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.650     ; 3.724     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.654     ; 3.728     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.654     ; 3.728     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.733     ; 3.807     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.424     ; 3.517     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.235     ; 3.328     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.653     ; 3.746     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.626     ; 3.719     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.606     ; 3.699     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.771     ; 3.845     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.650     ; 3.724     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.771     ; 3.845     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.879     ; 2.972     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.265     ; 3.339     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.252     ; 3.326     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.137     ; 3.211     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.137     ; 3.211     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.268     ; 3.342     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.272     ; 3.346     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.272     ; 3.346     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.348     ; 3.422     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.061     ; 3.154     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.879     ; 2.972     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.281     ; 3.374     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.255     ; 3.348     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.235     ; 3.328     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.384     ; 3.458     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.268     ; 3.342     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.384     ; 3.458     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.023 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 19.304       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 17.719       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.200                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 19.328       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 17.872       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 38.675                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 19.301       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 19.374       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 38.796                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.570       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 19.226       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.988                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.500       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.488       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 39.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.573       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.567       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.843                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 19.382       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 19.492       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.969       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 19.499       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 19.364       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.983       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.074                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.575       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 19.330       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.169       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.083                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.575       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 19.375       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 19.133       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.119                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.573       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 19.483       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 19.063       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.120                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.571       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 19.383       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.166       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.196                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 19.384       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.572       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.240       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.412                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.575       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 19.263       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.574       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.620                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.282       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 38.954       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.384       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.684                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.235       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 39.065       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.384       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.722                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.411       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 38.927       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.384       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.729                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 39.405       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.940       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.384       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.783                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.505       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.946       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.332       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.790                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.293       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 39.165       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.332       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.800                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.507       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.961       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.332       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.986                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.574       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 39.080       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.332       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 198.554                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.574       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.980       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 198.751                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.572       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.179       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                       ; 6.342  ; 0.125 ; 3.802    ; 0.487   ; 9.267               ;
;  CLOCK2_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                              ; 16.819 ; 0.181 ; 17.229   ; 0.487   ; 9.267               ;
;  altera_reserved_tck                                                                   ; 45.865 ; 0.180 ; 48.735   ; 0.488   ; 49.301              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.342  ; 0.125 ; 3.802    ; 0.790   ; 9.615               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.620 ; 0.182 ; 15.305   ; 1.891   ; 19.708              ;
; Design-wide TNS                                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.838 ; 4.300 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.897 ; 8.274 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.988 ; 7.696 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.144 ; 6.725 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.208 ; 6.813 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.170 ; 6.778 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.267 ; 6.884 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.340 ; 7.002 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.265 ; 6.895 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.133 ; 6.716 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.203 ; 6.800 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.768 ; 6.289 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.824 ; 6.344 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.233 ; 6.761 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.180 ; 6.738 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.210 ; 6.776 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.988 ; 7.696 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.198 ; 6.783 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.161 ; 6.758 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.164  ; -0.220 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.588 ; -0.983 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.556 ; -3.404 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.767 ; -3.658 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.798 ; -3.697 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.778 ; -3.687 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.843 ; -3.762 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.883 ; -3.824 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.837 ; -3.757 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.744 ; -3.642 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.785 ; -3.693 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.556 ; -3.404 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.582 ; -3.433 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.787 ; -3.667 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.747 ; -3.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.776 ; -3.669 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -3.208 ; -4.216 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.776 ; -3.679 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.768 ; -3.669 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.606 ; 14.146 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.959  ; 9.837  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.531  ; 6.512  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.532  ; 8.372  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.019  ; 5.982  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.810  ; 5.877  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.959  ; 9.837  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.109  ; 8.043  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.704  ; 8.682  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.259  ; 6.331  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.860  ; 6.792  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.379  ; 7.098  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.715  ; 6.815  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.611  ; 6.661  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.193  ; 7.952  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.910  ; 5.939  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.679  ; 8.444  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.570  ; 7.303  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.512  ; 6.377  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.712  ; 5.742  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 6.503  ; 6.475  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.051  ; 7.754  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.666  ; 5.659  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.479  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.029  ; 6.008  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.750  ; 7.624  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.270  ; 7.174  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.133  ; 7.955  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.697  ; 7.581  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 8.219  ; 8.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.233  ; 7.135  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.377  ; 6.341  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.341  ; 7.138  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.696  ; 5.665  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.753  ; 7.690  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.578  ; 7.376  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.749  ; 5.760  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.479  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.758  ; 6.622  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.563  ; 5.516  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.356  ; 9.076  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.100  ; 6.132  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 9.717  ; 9.683  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 8.625  ; 8.480  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 27.570 ; 27.426 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 26.580 ; 26.580 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 27.563 ; 27.374 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 27.570 ; 27.426 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 27.252 ; 27.077 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 26.526 ; 26.548 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.931 ; 24.899 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.696 ; 25.718 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.258 ; 26.155 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 26.246 ; 26.293 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 28.957 ; 29.007 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.602 ; 26.624 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.373 ; 26.354 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.790 ; 26.760 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.936 ; 26.894 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 28.957 ; 29.007 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.971 ; 25.988 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 28.274 ; 28.172 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.781 ; 26.810 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.574 ; 25.581 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 27.905 ; 27.709 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 27.192 ; 27.081 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.772 ; 25.795 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 27.905 ; 27.709 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 27.730 ; 27.531 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 27.748 ; 27.624 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 27.371 ; 27.200 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 27.006 ; 26.990 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.003 ; 26.013 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.235 ; 25.201 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.087  ; 6.472  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.609  ; 2.745  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.004  ; 3.183  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.929  ; 4.207  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.747  ; 2.888  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.667  ; 2.822  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.574  ; 4.943  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.713  ; 3.974  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.021  ; 4.322  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.887  ; 3.061  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.133  ; 3.310  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.885  ; 3.790  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.134  ; 3.340  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.080  ; 3.265  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.326  ; 4.292  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.729  ; 2.866  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.967  ; 4.204  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.023  ; 3.916  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.983  ; 3.126  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.609  ; 2.745  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.973  ; 3.150  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.214  ; 4.160  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.598  ; 2.718  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.538  ; 2.640  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.782  ; 2.922  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.577  ; 3.815  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.376  ; 3.584  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.765  ; 3.996  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.569  ; 3.796  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.792  ; 4.063  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.358  ; 3.561  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.952  ; 3.111  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.345  ; 3.510  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.611  ; 2.715  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.552  ; 3.785  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.453  ; 3.630  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.627  ; 2.744  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.894  ; 4.138  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.113  ; 3.265  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.538  ; 2.640  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.289  ; 4.567  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.816  ; 2.975  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.512  ; 4.880  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.976  ; 4.262  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.199 ; 22.279 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.976 ; 23.161 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.438 ; 23.637 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.416 ; 23.632 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.294 ; 23.474 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.966 ; 23.159 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.199 ; 22.279 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.570 ; 22.726 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.791 ; 22.940 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.807 ; 22.993 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.744 ; 22.896 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.997 ; 23.195 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.866 ; 23.044 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.087 ; 23.286 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.168 ; 23.374 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.163 ; 24.519 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.744 ; 22.896 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.741 ; 24.001 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.126 ; 23.339 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.498 ; 22.619 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.639 ; 22.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.272 ; 23.493 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.639 ; 22.786 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.616 ; 23.829 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.516 ; 23.721 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.544 ; 23.781 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.356 ; 23.548 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.218 ; 23.443 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.719 ; 22.872 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.356 ; 22.446 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 953        ; 0        ; 17       ; 1        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 39         ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 3          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 372793     ; 64       ; 224      ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 901        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 953        ; 0        ; 17       ; 1        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 39         ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 3          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 372793     ; 64       ; 224      ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 901        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 29       ; 0        ; 1        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 14       ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 2        ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1543     ; 0        ; 32       ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 29       ; 0        ; 1        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 14       ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 2        ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1543     ; 0        ; 32       ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Feb 11 14:09:17 2015
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_3uj1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_115.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Reading SDC File: 'cpu.sdc'
Info: Reading SDC File: '../../altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 6.342
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.342         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    16.819         0.000 CLOCK_50 
    Info:    33.620         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    45.865         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.333
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.333         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.403         0.000 CLOCK_50 
    Info:     0.403         0.000 altera_reserved_tck 
    Info:     0.403         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 3.802
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.802         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    15.305         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    17.229         0.000 CLOCK_50 
    Info:    48.735         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.001
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.001         0.000 altera_reserved_tck 
    Info:     1.028         0.000 CLOCK_50 
    Info:     1.667         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     3.856         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case minimum pulse width slack is 9.615
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.615         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     9.681         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.709         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.556         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 33.787 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 6.641
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.641         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.083         0.000 CLOCK_50 
    Info:    34.221         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    46.311         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.338
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.338         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.354         0.000 altera_reserved_tck 
    Info:     0.355         0.000 CLOCK_50 
    Info:     0.355         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 4.316
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.316         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    15.660         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    17.306         0.000 CLOCK_50 
    Info:    48.953         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.906
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.906         0.000 altera_reserved_tck 
    Info:     0.939         0.000 CLOCK_50 
    Info:     1.488         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     3.462         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case minimum pulse width slack is 9.632
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.632         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     9.688         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.708         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.488         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 34.311 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 8.143
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.143         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    18.363         0.000 CLOCK_50 
    Info:    37.104         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    48.370         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.125
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.125         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.180         0.000 altera_reserved_tck 
    Info:     0.181         0.000 CLOCK_50 
    Info:     0.182         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 6.638
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.638         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.473         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    18.478         0.000 CLOCK_50 
    Info:    49.739         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.487         0.000 CLOCK_50 
    Info:     0.488         0.000 altera_reserved_tck 
    Info:     0.790         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     1.891         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case minimum pulse width slack is 9.267
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.267         0.000 CLOCK_50 
    Info:     9.749         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.755         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.301         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 37.023 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 522 megabytes
    Info: Processing ended: Wed Feb 11 14:09:36 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:20


