design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/async_fifo,async_fifo,RUN_2025.08.29_07.26.35,flow completed,0h2m43s0ms,0h1m58s0ms,74838.54643147429,0.021058666624999996,37419.27321573714,-1,54.946799999999996,538.62,723,0,0,0,0,0,0,0,0,0,0,0,20019,5224,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,11723827.0,0.0,28.69,34.76,2.05,7.55,0.0,401,598,42,232,0,0,0,560,5,20,10,1,162,18,8,8,176,202,9,732,220,1,323,788,2064,16465.791999999998,0.00155,0.000795,6.11e-06,0.00193,0.00102,1.78e-07,0.00218,0.00122,1.81e-07,2.02,10.0,100.0,10,1,50,20,20,0.3,1,10,0.55,0,sky130_fd_sc_hd,AREA 0
