{'a_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'a']],
              'DLines': ['16:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc7a83f1290>]},
 'b_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['b', 'b']],
              'DLines': ['15:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc7a83e3510>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b_signed', 'b_signed', 'a']],
              'DLines': ['19:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc7a83e62d0>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['a', 'b_signed']],
       'DLines': ['18:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fc7a83e6790>]}}
