Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.24-s065_1, built Fri Aug 18 2017
Options: -lic_startup Genus_Synthesis -abort_on_error -files ./scripts/genus/simp-45nm.g2c -log ./output/genus/45nm/genus 
Date:    Wed Feb 26 21:37:13 2020
Host:    nova.cs.northwestern.edu (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz 25600KB) (98949884KB)
OS:      Red Hat Enterprise Linux Server release 6.7 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (18 seconds elapsed).

Sourcing ./scripts/genus/simp-45nm.g2c...
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
model name	: Intel(R) Xeon(R) CPU E5-2687W v3 @ 3.10GHz
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
cpu MHz		: 3099.753
Hostname : nova.cs.northwestern.edu
  Setting attribute of root '/': 'init_lib_search_path' =  /home/yluo/nangate/ 
  Setting attribute of root '/': 'script_search_path' = . 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../verilog
  Setting attribute of root '/': 'information_level' = 7
            Reading file '/home/yluo/nangate//nangate45nm_nldm.lib'
    Loading library nangate45nm_nldm.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/yluo/nangate//nangate45nm_nldm.lib, Line 48)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.

  Message Summary for Library nangate45nm_nldm.lib:
  *************************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'nangate45nm_nldm.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
  Setting attribute of root '/': 'library' =  nangate45nm_nldm.lib 
            Reading Verilog file 'input/concat_rtl.v'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA_X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X2'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'econV0' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer6_t_result_t_relu_config7' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer6_t_result_t_relu_config7_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid20_width54' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid21_width54' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_1_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 292.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_3_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 294.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_2_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 296.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_relu_layer6_t_result_t_relu_config7' in file 'input/concat_rtl.v' on line 348.
        : The value of the input port is not used within the design.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer5_t_layer6_t_config6' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer5_t_layer6_t_config6_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid15_width108' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid16_width54' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid17_width144' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid18_width24' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_14_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 512.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_15_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 516.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_5_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 520.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_16_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 523.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_17_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 527.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_4_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 531.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_7_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 533.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_18_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 536.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_3_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 540.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_13_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 543.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_6_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 546.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_53_36' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 548.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_2_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 550.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_3_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 554.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_15_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 558.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_4_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 561.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_5_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 565.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_14_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 569.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_17_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 571.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_6_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 574.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_13_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 578.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_1_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 581.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_16_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 584.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_17_0' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 586.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_8_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 588.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_9_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 592.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_10_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 596.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_10_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 599.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_11_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 603.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_9_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 607.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_12_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 609.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_12_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 612.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_8_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 616.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_7_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 619.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_11_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 622.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_35_18' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 624.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_dense_large_layer5_t_layer6_t_config6' in file 'input/concat_rtl.v' on line 658.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer4_t_layer5_t_relu_config5' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer4_t_layer5_t_relu_config5_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid13_width108' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid14_width108' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_1_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 768.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_6_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 770.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_2_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 772.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_5_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 774.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_3_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 776.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_4_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 778.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_relu_layer4_t_layer5_t_relu_config5' in file 'input/concat_rtl.v' on line 830.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer3_t_layer4_t_config4' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_layer3_t_layer4_t_config4_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid8_width432' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid9_width108' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid10_width1152' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid11_width48' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_136_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1433.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_137_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1437.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_29_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1441.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_138_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1444.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_139_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1448.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_28_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1452.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_128_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1455.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_129_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1459.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_33_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1463.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_130_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1466.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_131_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1470.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_32_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1474.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_132_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1477.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_133_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1481.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_31_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1485.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_134_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1488.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_135_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1492.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_30_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1496.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_140_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1499.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_141_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1503.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_27_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1507.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_142_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1510.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_143_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1514.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_26_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1518.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_47_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1522.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_144_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1525.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_25_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1529.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_121_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1532.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_37_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1535.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_122_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1538.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_123_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1542.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_36_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1546.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_43_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1548.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_124_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1551.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_125_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1555.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_35_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1559.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_126_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1562.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_127_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1566.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_34_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1570.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_42_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1572.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_46_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1574.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_107_90' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1576.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_16_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1578.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_17_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1582.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_144_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1586.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_18_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1589.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_19_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1593.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_143_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1597.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_8_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1600.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_9_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1604.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_148_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1608.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_10_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1611.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_11_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1615.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_147_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1619.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_12_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1622.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_13_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1626.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_146_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1630.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_14_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1633.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_15_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1637.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_145_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1641.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_20_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1644.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_21_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1648.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_142_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1652.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_22_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1655.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_23_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1659.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_141_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1663.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_162_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1667.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_24_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1670.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_140_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1674.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_1_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1677.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_152_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1680.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_2_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1683.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_3_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1687.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_151_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1691.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_158_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1693.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_4_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1696.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_5_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1700.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_150_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1704.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_6_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1707.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_7_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1711.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_149_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1715.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_157_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1717.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_161_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1719.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_17_0' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1721.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_112_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1723.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_113_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1727.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_52_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1731.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_114_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1734.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_115_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1738.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_51_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1742.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_104_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1745.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_105_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1749.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_56_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1753.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_106_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1756.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_107_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1760.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_55_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1764.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_108_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1767.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_109_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1771.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_54_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1775.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_110_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1778.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_111_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1782.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_53_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1786.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_116_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1789.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_117_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1793.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_50_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1797.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_118_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1800.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_119_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1804.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_49_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1808.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_70_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1812.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_120_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1815.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_48_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1819.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_97_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1822.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_60_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1825.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_98_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1828.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_99_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1832.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_59_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1836.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_66_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1838.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_100_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1841.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_101_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1845.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_58_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1849.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_102_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1852.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_103_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1856.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_57_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1860.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_65_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1862.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_69_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1864.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_89_72' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1866.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_40_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1868.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_41_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1872.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_121_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1876.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_42_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1879.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_43_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1883.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_120_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1887.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_32_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1890.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_33_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1894.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_125_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1898.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_34_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1901.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_35_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1905.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_124_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1909.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_36_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1912.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_37_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1916.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_123_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1920.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_38_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1923.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_39_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1927.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_122_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1931.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_44_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1934.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_45_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1938.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_119_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1942.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_46_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1945.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_47_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1949.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_118_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1953.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_139_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1957.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_48_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1960.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_117_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1964.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_25_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1967.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_129_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1970.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_26_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1973.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_27_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1977.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_128_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1981.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_135_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1983.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_28_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1986.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_29_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1990.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_127_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1994.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_30_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 1997.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_31_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2001.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_126_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2005.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_134_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2007.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_138_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2009.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_35_18' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2011.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_88_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2013.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_89_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2017.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_75_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2021.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_90_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2024.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_91_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2028.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_74_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2032.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_80_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2035.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_81_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2039.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_79_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2043.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_82_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2046.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_83_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2050.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_78_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2054.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_84_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2057.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_85_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2061.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_77_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2065.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_86_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2068.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_87_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2072.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_76_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2076.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_92_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2079.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_93_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2083.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_73_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2087.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_94_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2090.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_95_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2094.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_72_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2098.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_93_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2102.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_96_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2105.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_71_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2109.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_73_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2112.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_83_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2115.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_74_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2118.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_75_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2122.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_82_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2126.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_89_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2128.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_76_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2131.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_77_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2135.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_81_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2139.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_78_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2142.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_79_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2146.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_80_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2150.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_88_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2152.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_92_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2154.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_71_54' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2156.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_64_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2158.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_65_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2162.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_98_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2166.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_66_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2169.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_67_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2173.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_97_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2177.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_56_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2180.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_57_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2184.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_102_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2188.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_58_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2191.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_59_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2195.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_101_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2199.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_60_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2202.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_61_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2206.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_100_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2210.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_62_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2213.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_63_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2217.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_99_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2221.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_68_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2224.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_69_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2228.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_96_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2232.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_70_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2235.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_71_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2239.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_95_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2243.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_116_nl' [21] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2247.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_72_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2250.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_94_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2254.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_49_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2257.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_106_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2260.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_50_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2263.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_51_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2267.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_105_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2271.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_112_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2273.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_52_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2276.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_53_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2280.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_104_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2284.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_54_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2287.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_55_nnet_product_layer3_t_config4_weight_t_config4_accum_t_mul_nl' [26] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2291.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_103_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2295.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_111_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2297.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_115_nl' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2299.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_53_36' [19] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 2301.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_dense_large_layer3_t_layer4_t_config4' in file 'input/concat_rtl.v' on line 2335.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer2_t_layer3_t_relu_config3' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_relu_layer2_t_layer3_t_relu_config3_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid6_width432' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid7_width432' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_24_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2559.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_1_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2561.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_23_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2563.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_2_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2565.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_22_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2567.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_3_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2569.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_21_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2571.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_4_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2573.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_20_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2575.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_5_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2577.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_19_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2579.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_6_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2581.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_18_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2583.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_7_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2585.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_17_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2587.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_8_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2589.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_16_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2591.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_9_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2593.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_15_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2595.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_10_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2597.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_14_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2599.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_11_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2601.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_13_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2603.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_for_12_operator_18_8_true_AC_TRN_AC_WRAP_acc_nl' [20] doesn't match the width of right hand side [19] in assignment in file 'input/concat_rtl.v' on line 2605.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_relu_layer2_t_layer3_t_relu_config3' in file 'input/concat_rtl.v' on line 2657.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_input_t_layer2_t_config2' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'nnet_dense_large_input_t_layer2_t_config2_core' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid1_width1056' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_out_dreg_v2_rscid2_width432' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid3_width9216' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_v1_rscid4_width192' from file 'input/concat_rtl.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1912_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4185.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_431_414' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4308.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1911_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4330.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_17_0' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4453.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1910_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4475.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_413_396' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4598.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1909_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4620.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_35_18' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4743.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1908_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4765.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_395_378' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 4888.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1907_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 4910.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_53_36' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5033.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1906_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5055.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_377_360' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5178.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1905_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5200.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_71_54' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5323.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1904_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5345.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_359_342' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5468.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1903_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5490.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_89_72' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5613.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1902_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5635.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_341_324' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5758.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1901_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5780.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_107_90' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 5903.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1900_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 5925.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_323_306' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6048.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1899_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6070.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_125_108' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6193.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1898_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6215.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_305_288' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6338.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1897_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6360.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_143_126' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6483.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1896_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6505.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_287_270' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6628.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1895_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6650.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_161_144' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6773.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1894_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6795.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_269_252' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 6918.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1893_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 6940.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_179_162' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7063.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1892_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7085.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_251_234' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7208.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1891_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7230.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_197_180' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7353.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1890_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7375.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_233_216' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7498.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_MultLoop_acc_1889_nl' [10] doesn't match the width of right hand side [9] in assignment in file 'input/concat_rtl.v' on line 7520.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'nl_res_rsci_d_215_198' [24] doesn't match the width of right hand side [18] in assignment in file 'input/concat_rtl.v' on line 7643.
Info    : Unused module input port. [CDFG-500]
        : Input port 'ccs_ccore_start_rsc_dat' is not used in module 'nnet_dense_large_input_t_layer2_t_config2' in file 'input/concat_rtl.v' on line 7693.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid22_width1056' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsci_input_48_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsci_input_48_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_out_wait_v1_rscid23_width54' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsci_layer7_out_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsci_layer7_out_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_out_vld_v1_rscid24_width16' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsci_const_size_in_1_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_out_vld_v1_rscid25_width16' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsci_const_size_out_1_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid26_width9216' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsci_w2_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsci_w2_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid27_width192' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsci_b2_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsci_b2_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid28_width1152' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsci_w4_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsci_w4_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid29_width48' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsci_b4_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsci_b4_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid30_width144' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsci_w6_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsci_w6_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsci' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ccs_in_wait_v1_rscid31_width24' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsci_b6_rsc_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsci_b6_rsc_wait_dp' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mgc_io_sync_v2_valid0' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_input_48_rsc_triosy_obj_input_48_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_layer7_out_rsc_triosy_obj_layer7_out_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_in_1_rsc_triosy_obj_const_size_in_1_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_const_size_out_1_rsc_triosy_obj_const_size_out_1_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w2_rsc_triosy_obj_w2_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b2_rsc_triosy_obj_b2_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w4_rsc_triosy_obj_w4_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b4_rsc_triosy_obj_b4_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_w6_rsc_triosy_obj_w6_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsc_triosy_obj' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_b6_rsc_triosy_obj_b6_rsc_triosy_wait_ctrl' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_staller' from file 'input/concat_rtl.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'econV0_core_core_fsm' from file 'input/concat_rtl.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'econV0'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           129            143                                      elaborate
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:19 (Feb26) |  147.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:14) |  00:02:03(00:02:14) | 100.0(100.0) |   21:39:33 (Feb26) |   1.54 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'econV0'

No empty modules in design 'econV0'

  Done Checking the design.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'virtual_io_clk'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
            Reading file '/home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns/scripts/constraint.sdc'
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     40 , failed      0 (runtime  0.00)
 "get_ports"                - successful     40 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful     16 , failed      0 (runtime  1.00)
 "set_load"                 - successful      1 , failed      0 (runtime  1.00)
 "set_output_delay"         - successful     23 , failed      0 (runtime  0.00)
Total runtime 0
The number of exceptions is 2
  Setting attribute of root '/': 'syn_generic_effort' = high
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-34' truncated to length 4096 from 12348
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 90 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'econV0_core_inst/econV0_core_b2_rsci_inst/econV0_core_b2_rsci_b2_rsc_wait_dp_inst/mux_b2_rsci_bcwt_8446_10', 
'econV0_core_inst/econV0_core_b2_rsci_inst/econV0_core_b2_rsci_b2_rsc_wait_dp_inst/mux_b2_rsci_idat_bfwt_8446_10', 
'econV0_core_inst/econV0_core_b4_rsci_inst/econV0_core_b4_rsci_b4_rsc_wait_dp_inst/mux_b4_rsci_bcwt_8257_10', 
'econV0_core_inst/econV0_core_b4_rsci_inst/econV0_core_b4_rsci_b4_rsc_wait_dp_inst/mux_b4_rsci_idat_bfwt_8265_10', 
'econV0_core_inst/econV0_core_b6_rsci_inst/econV0_core_b6_rsci_b6_rsc_wait_dp_inst/mux_b6_rsci_bcwt_8069_10', 
'econV0_core_inst/econV0_core_b6_rsci_inst/econV0_core_b6_rsci_b6_rsc_wait_dp_inst/mux_b6_rsci_idat_bfwt_8077_10', 
'econV0_core_inst/econV0_core_core_fsm_inst/mux_state_var_7804_10', 
'econV0_core_inst/econV0_core_input_48_rsci_inst/econV0_core_input_48_rsci_input_48_rsc_wait_dp_inst/mux_input_48_rsci_bcwt_8737_10', 
'econV0_core_inst/econV0_core_input_48_rsci_inst/econV0_core_input_48_rsci_input_48_rsc_wait_dp_inst/mux_input_48_rsci_idat_bfwt_8737_10', 
'econV0_core_inst/econV0_core_layer7_out_rsci_inst/econV0_core_layer7_out_rsci_layer7_out_rsc_wait_dp_inst/mux_layer7_out_rsci_bcwt_8668_10', 
'econV0_core_inst/econV0_core_staller_inst/mux_core_wten_7845_10', 
'econV0_core_inst/econV0_core_w2_rsci_inst/econV0_core_w2_rsci_w2_rsc_wait_dp_inst/mux_w2_rsci_bcwt_8534_10', 
'econV0_core_inst/econV0_core_w2_rsci_inst/econV0_core_w2_rsci_w2_rsc_wait_dp_inst/mux_w2_rsci_idat_bfwt_8534_10', 
'econV0_core_inst/econV0_core_w4_rsci_inst/econV0_core_w4_rsci_w4_rsc_wait_dp_inst/mux_w4_rsci_bcwt_8351_10', 
'econV0_core_inst/econV0_core_w4_rsci_inst/econV0_core_w4_rsci_w4_rsc_wait_dp_inst/mux_w4_rsci_idat_bfwt_8359_10', 
'econV0_core_inst/econV0_core_w6_rsci_inst/econV0_core_w6_rsci_w6_rsc_wait_dp_inst/mux_w6_rsci_bcwt_8163_10', 
'econV0_core_inst/econV0_core_w6_rsci_inst/econV0_core_w6_rsci_w6_rsc_wait_dp_inst/mux_w6_rsci_idat_bfwt_8171_10', 
'econV0_core_inst/mux_layer7_out_rsci_idat_10026_10', 
'econV0_core_inst/mux_nnet_dense_large_layer3_t_layer4_t_config4_b4_sva_10034_10', 
'econV0_core_inst/mux_nnet_dense_large_layer3_t_layer4_t_config4_w4_sva_10034_10', 
'econV0_core_inst/mux_nnet_dense_large_layer5_t_layer6_t_config6_b6_sva_10034_10', 
'econV0_core_inst/mux_nnet_dense_large_layer5_t_layer6_t_config6_w6_sva_10034_10', 
'econV0_core_inst/mux_reg_b6_rsc_triosy_obj_ld_core_psct_cse_10016_10', 
'econV0_core_inst/mux_reg_layer7_out_rsc_triosy_obj_ld_core_psct_cse_10016_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_17_0_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_35_18_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_53_36_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_71_54_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_89_72_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_107_90_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_125_108_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_143_126_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_161_144_4111_10', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/mux_res_rsci_d_179_162_4111_10', 
'econV0_core_inst/nnet_dense_large_
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'econV0_core_inst/layer7_out_rsci_idat_reg[17]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'econV0_core_inst/layer7_out_rsci_idat_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'econV0_core_inst/layer7_out_rsci_idat_reg[53]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'econV0_core_inst/layer7_out_rsci_idat_reg[17]', 
'econV0_core_inst/layer7_out_rsci_idat_reg[35]', 
'econV0_core_inst/layer7_out_rsci_idat_reg[53]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 38 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'econV0_core_inst/econV0_core_b2_rsc_triosy_obj_inst/b2_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_b2_rsci_inst/b2_rsci', 
'econV0_core_inst/econV0_core_b4_rsc_triosy_obj_inst/b4_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_b4_rsci_inst/b4_rsci', 
'econV0_core_inst/econV0_core_b6_rsc_triosy_obj_inst/b6_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_b6_rsci_inst/b6_rsci', 
'econV0_core_inst/econV0_core_const_size_in_1_rsc_triosy_obj_inst/const_size_in_1_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_const_size_in_1_rsci_inst/const_size_in_1_rsci', 
'econV0_core_inst/econV0_core_const_size_out_1_rsc_triosy_obj_inst/const_size_out_1_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_const_size_out_1_rsci_inst/const_size_out_1_rsci', 
'econV0_core_inst/econV0_core_input_48_rsc_triosy_obj_inst/input_48_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_input_48_rsci_inst/input_48_rsci', 
'econV0_core_inst/econV0_core_layer7_out_rsc_triosy_obj_inst/layer7_out_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_layer7_out_rsci_inst/layer7_out_rsci', 
'econV0_core_inst/econV0_core_w2_rsc_triosy_obj_inst/w2_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_w2_rsci_inst/w2_rsci', 
'econV0_core_inst/econV0_core_w4_rsc_triosy_obj_inst/w4_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_w4_rsci_inst/w4_rsci', 
'econV0_core_inst/econV0_core_w6_rsc_triosy_obj_inst/w6_rsc_triosy_obj', 
'econV0_core_inst/econV0_core_w6_rsci_inst/w6_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/biases_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/data_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/res_rsci', 
'econV0_core_inst/nnet_dense_large_input_t_layer2_t_config2_cmp/nnet_dense_large_input_t_layer2_t_config2_core_inst/weights_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/biases_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/data_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/res_rsci', 
'econV0_core_inst/nnet_dense_large_layer3_t_layer4_t_config4_cmp/nnet_dense_large_layer3_t_layer4_t_config4_core_inst/weights_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/biases_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/data_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/res_rsci', 
'econV0_core_inst/nnet_dense_large_layer5_t_layer6_t_config6_cmp/nnet_dense_large_layer5_t_layer6_t_config6_core_inst/weights_rsci', 
'econV0_core_inst/nnet_relu_layer2_t_layer3_t_relu_config3_cmp/nnet_relu_layer2_t_layer3_t_relu_config3_core_inst/data_rsci', 
'econV0_core_inst/nnet_relu_layer2_t_layer3_t_relu_config3_cmp/nnet_relu_layer2_t_layer3_t_relu_config3_core_inst/res_rsci', 
'econV0_core_inst/nnet_relu_layer4_t_layer5_t_relu_config5_cmp/nnet_relu_layer4_t_layer5_t_relu_config5_core_inst/data_rsci', 
'econV0_core_inst/nnet_relu_layer4_t_layer5_t_relu_config5_cmp/nnet_relu_layer4_t_layer5_t_relu_config5_core_inst/res_rsci', 
'econV0_core_inst/nnet_relu_layer6_t_result_t_relu_config7_cmp/nnet_relu_layer6_t_result_t_relu_config7_core_inst/data_rsci', 
'econV0_core_inst/nnet_relu_layer6_t_result_t_relu_config7_cmp/nnet_relu_layer6_t_result_t_relu_config7_core_inst/res_rsci'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'econV0' to generic gates using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : Enabling Partition Based Synthesis. [PBS-1]
        : Starting distributed generic optimization.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '195026' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '195026' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
Start partitioning.  Summary: MEM {curr: 2.2G, peak: 2.5G, phys curr: 1.5G, phys peak: 2.2G}
Start partitioning design econV0 for generic optimization.
Total generic instances for partitioning: 1990355
Done partitioning for generic optimization.
Done partitioning.  Summary: RT {elapsed: 13s, ST: 13s}, MEM {curr: 2.2G, peak: 2.5G, phys curr: 1.5G, phys peak: 2.2G}
Start creating partition netlists.  Summary: MEM {curr: 2.2G, peak: 2.5G, phys curr: 1.5G, phys peak: 2.2G}
Done creating partition netlists.  Summary: RT {elapsed: 32s, ST: 32s}, MEM {curr: 2.9G, peak: 2.9G, phys curr: 2.8G, phys peak: 2.8G}
Start budgeting timing for partitions.  Summary: MEM {curr: 2.9G, peak: 2.9G, phys curr: 2.8G, phys peak: 2.8G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 107s, ST: 105s}, MEM {curr: 4.7G, peak: 4.7G, phys curr: 4.5G, phys peak: 4.5G}
Start deriving partition netlists.  Summary: MEM {curr: 4.7G, peak: 4.7G, phys curr: 4.5G, phys peak: 4.5G}
The inst 'pbs_gen_n_0' is selected as pbs candidate. The instance cnt is: '51827'.
The inst 'pbs_gen_n_1' is selected as pbs candidate. The instance cnt is: '432'.
The inst 'pbs_gen_n_2' is selected as pbs candidate. The instance cnt is: '100497'.
The inst 'pbs_gen_n_3' is selected as pbs candidate. The instance cnt is: '107385'.
The inst 'pbs_gen_n_4' is selected as pbs candidate. The instance cnt is: '105777'.
The inst 'pbs_gen_n_5' is selected as pbs candidate. The instance cnt is: '106818'.
The inst 'pbs_gen_n_6' is selected as pbs candidate. The instance cnt is: '107253'.
The inst 'pbs_gen_n_7' is selected as pbs candidate. The instance cnt is: '103998'.
The inst 'pbs_gen_n_8' is selected as pbs candidate. The instance cnt is: '106572'.
The inst 'pbs_gen_n_9' is selected as pbs candidate. The instance cnt is: '102219'.
The inst 'pbs_gen_n_10' is selected as pbs candidate. The instance cnt is: '73641'.
The inst 'pbs_gen_n_11' is selected as pbs candidate. The instance cnt is: '107310'.
The inst 'pbs_gen_n_12' is selected as pbs candidate. The instance cnt is: '107420'.
The inst 'pbs_gen_n_13' is selected as pbs candidate. The instance cnt is: '103506'.
The inst 'pbs_gen_n_14' is selected as pbs candidate. The instance cnt is: '105529'.
The inst 'pbs_gen_n_15' is selected as pbs candidate. The instance cnt is: '100960'.
The inst 'pbs_gen_n_16' is selected as pbs candidate. The instance cnt is: '106849'.
The inst 'pbs_gen_n_17' is selected as pbs candidate. The instance cnt is: '106801'.
The inst 'pbs_gen_n_18' is selected as pbs candidate. The instance cnt is: '106257'.
The inst 'pbs_gen_n_19' is selected as pbs candidate. The instance cnt is: '179304'.
Done deriving partition netlists.  Summary: RT {elapsed: 21s, ST: 21s}, MEM {curr: 4.6G, peak: 4.8G, phys curr: 3.4G, phys peak: 4.5G}
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '195405' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '195407' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '195409' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '195411' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '195413' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '195415' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '195417' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: {pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_19.etf} {pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_12.etf} {pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_3.etf} {pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_11.etf} {pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_6.etf} {pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_16.etf} {pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_5.etf} {pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_17.etf} {pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_8.etf} {pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_18.etf} {pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_4.etf} {pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_14.etf} {pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_7.etf} {pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_13.etf} {pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_9.etf} {pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_15.etf} {pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_2.etf} {pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_10.etf} {pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_0.etf} {pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_1.etf}
          Sending 'pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_19.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_19.etf' to server 'localhost_1_6'.
          Sending 'pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_12.etf' to server 'localhost_1_7'...
            Sent 'pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_12.etf' to server 'localhost_1_7'.
          Sending 'pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_3.etf' to server 'localhost_1_0'...
            Sent 'pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_3.etf' to server 'localhost_1_0'.
          Sending 'pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_11.etf' to server 'localhost_1_2'...
            Sent 'pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_11.etf' to server 'localhost_1_2'.
          Sending 'pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_6.etf' to server 'localhost_1_1'...
            Sent 'pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_6.etf' to server 'localhost_1_1'.
          Sending 'pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_16.etf' to server 'localhost_1_3'...
            Sent 'pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_16.etf' to server 'localhost_1_3'.
          Sending 'pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_5.etf' to server 'localhost_1_4'...
            Sent 'pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_5.etf' to server 'localhost_1_4'.
          Sending 'pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_17.etf' to server 'localhost_1_5'...
            Sent 'pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_17.etf' to server 'localhost_1_5'.
          Received 'pbs_gen_n_19 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_19.etf' from server 'localhost_1_6'. (186753 ms elapsed)
          Sending 'pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_8.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_8.etf' to server 'localhost_1_6'.
          Received 'pbs_gen_n_16 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_16.etf' from server 'localhost_1_3'. (252742 ms elapsed)
          Sending 'pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_18.etf' to server 'localhost_1_3'...
            Sent 'pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_18.etf' to server 'localhost_1_3'.
          Received 'pbs_gen_n_17 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_17.etf' from server 'localhost_1_5'. (258824 ms elapsed)
       Start - Partition: pbs_gen_n_17  Slack: 215.3  TNS: 0.0  Cell-Count: 106801  Cell-Area: 168509  Init-Memory: 585.16
       Done  - Partition: pbs_gen_n_17  Slack: 533.3  TNS: 0.0  Cell-Count: 57498  Cell-Area: 110042  Peak-Memory: 2614.77  Elapsed: 253
          Sending 'pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_4.etf' to server 'localhost_1_5'...
            Sent 'pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_4.etf' to server 'localhost_1_5'.
          Received 'pbs_gen_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_5.etf' from server 'localhost_1_4'. (308085 ms elapsed)
       Start - Partition: pbs_gen_n_5  Slack: 71.7  TNS: 0.0  Cell-Count: 106818  Cell-Area: 168475  Init-Memory: 584.16
       Done  - Partition: pbs_gen_n_5  Slack: 441.5  TNS: 0.0  Cell-Count: 57579  Cell-Area: 110107  Peak-Memory: 1395.28  Elapsed: 303
       Start - Partition: pbs_gen_n_16  Slack: 80.0  TNS: 0.0  Cell-Count: 106849  Cell-Area: 168861  Init-Memory: 584.16
       Done  - Partition: pbs_gen_n_16  Slack: 141.2  TNS: 0.0  Cell-Count: 57995  Cell-Area: 110826  Peak-Memory: 1763.32  Elapsed: 248
          Sending 'pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_14.etf' to server 'localhost_1_4'...
            Sent 'pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_14.etf' to server 'localhost_1_4'.
          Received 'pbs_gen_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_3.etf' from server 'localhost_1_0'. (323024 ms elapsed)
          Sending 'pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_7.etf' to server 'localhost_1_0'...
            Sent 'pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_7.etf' to server 'localhost_1_0'.
          Received 'pbs_gen_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_11.etf' from server 'localhost_1_2'. (339436 ms elapsed)
          Sending 'pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_13.etf' to server 'localhost_1_2'...
            Sent 'pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_13.etf' to server 'localhost_1_2'.
          Received 'pbs_gen_n_12 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_12.etf' from server 'localhost_1_7'. (368795 ms elapsed)
          Sending 'pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_9.etf' to server 'localhost_1_7'...
            Sent 'pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_9.etf' to server 'localhost_1_7'.
          Received 'pbs_gen_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_6.etf' from server 'localhost_1_1'. (375832 ms elapsed)
       Start - Partition: pbs_gen_n_6  Slack: 143.5  TNS: 0.0  Cell-Count: 107253  Cell-Area: 168819  Init-Memory: 585.16
       Done  - Partition: pbs_gen_n_6  Slack: 1903.0  TNS: 0.0  Cell-Count: 57095  Cell-Area: 109226  Peak-Memory: 1975.93  Elapsed: 371
       Start - Partition: pbs_gen_n_11  Slack: 47.8  TNS: 0.0  Cell-Count: 107310  Cell-Area: 169165  Init-Memory: 585.16
       Done  - Partition: pbs_gen_n_11  Slack: 227.9  TNS: 0.0  Cell-Count: 57488  Cell-Area: 110037  Peak-Memory: 1607.09  Elapsed: 334
       Start - Partition: pbs_gen_n_3  Slack: 146.6  TNS: 0.0  Cell-Count: 107385  Cell-Area: 168473  Init-Memory: 587.15
       Done  - Partition: pbs_gen_n_3  Slack: 1827.2  TNS: 0.0  Cell-Count: 56344  Cell-Area: 107753  Peak-Memory: 1767.44  Elapsed: 305
       Start - Partition: pbs_gen_n_12  Slack: 71.7  TNS: 0.0  Cell-Count: 107420  Cell-Area: 169639  Init-Memory: 585.16
       Done  - Partition: pbs_gen_n_12  Slack: -63.9  TNS: 105.9  Cell-Count: 58248  Cell-Area: 111342  Peak-Memory: 2902.46  Elapsed: 364
       Start - Partition: pbs_gen_n_19  Slack: 218.0  TNS: 0.0  Cell-Count: 179304  Cell-Area: 283647  Init-Memory: 697.41
       Done  - Partition: pbs_gen_n_19  Slack: 218.0  TNS: 0.0  Cell-Count: 95526  Cell-Area: 179991  Peak-Memory: 780.25  Elapsed: 177
          Sending 'pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_15.etf' to server 'localhost_1_1'...
            Sent 'pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_15.etf' to server 'localhost_1_1'.
          Received 'pbs_gen_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_8.etf' from server 'localhost_1_6'. (309326 ms elapsed)
       Start - Partition: pbs_gen_n_8  Slack: 143.5  TNS: 0.0  Cell-Count: 106572  Cell-Area: 168130  Init-Memory: 771.18
       Done  - Partition: pbs_gen_n_8  Slack: 1102.3  TNS: 0.0  Cell-Count: 57327  Cell-Area: 109667  Peak-Memory: 2025.25  Elapsed: 305
          Sending 'pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_2.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_2.etf' to server 'localhost_1_6'.
          Received 'pbs_gen_n_18 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_18.etf' from server 'localhost_1_3'. (330125 ms elapsed)
       Start - Partition: pbs_gen_n_18  Slack: 71.8  TNS: 0.0  Cell-Count: 106257  Cell-Area: 167429  Init-Memory: 1463.71
       Done  - Partition: pbs_gen_n_18  Slack: 433.4  TNS: 0.0  Cell-Count: 56862  Cell-Area: 108841  Peak-Memory: 2291.49  Elapsed: 325
          Sending 'pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_10.etf' to server 'localhost_1_3'...
            Sent 'pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_10.etf' to server 'localhost_1_3'.
          Received 'pbs_gen_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_4.etf' from server 'localhost_1_5'. (323865 ms elapsed)
       Start - Partition: pbs_gen_n_4  Slack: 167.4  TNS: 0.0  Cell-Count: 105777  Cell-Area: 166749  Init-Memory: 1942.52
       Done  - Partition: pbs_gen_n_4  Slack: 2267.4  TNS: 0.0  Cell-Count: 56762  Cell-Area: 108533  Peak-Memory: 2614.77  Elapsed: 318
          Sending 'pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_0.etf' to server 'localhost_1_5'...
            Sent 'pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_0.etf' to server 'localhost_1_5'.
          Received 'pbs_gen_n_13 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_13.etf' from server 'localhost_1_2'. (274255 ms elapsed)
          Sending 'pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_1.etf' to server 'localhost_1_2'...
            Sent 'pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_1.etf' to server 'localhost_1_2'.
          Received 'pbs_gen_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_1.etf' from server 'localhost_1_2'. (5121 ms elapsed)
          Received 'pbs_gen_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_9.etf' from server 'localhost_1_7'. (278683 ms elapsed)
          Received 'pbs_gen_n_15 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_15.etf' from server 'localhost_1_1'. (269374 ms elapsed)
          Received 'pbs_gen_n_14 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_14.etf' from server 'localhost_1_4'. (367978 ms elapsed)
       Start - Partition: pbs_gen_n_14  Slack: 143.5  TNS: 0.0  Cell-Count: 105529  Cell-Area: 166408  Init-Memory: 1278.51
       Done  - Partition: pbs_gen_n_14  Slack: 139.9  TNS: 0.0  Cell-Count: 56573  Cell-Area: 108303  Peak-Memory: 2497.60  Elapsed: 363
          Received 'pbs_gen_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_2.etf' from server 'localhost_1_6'. (230529 ms elapsed)
          Received 'pbs_gen_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_10.etf' from server 'localhost_1_3'. (196669 ms elapsed)
          Received 'pbs_gen_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_7.etf' from server 'localhost_1_0'. (587357 ms elapsed)
       Start - Partition: pbs_gen_n_7  Slack: 47.8  TNS: 0.0  Cell-Count: 103998  Cell-Area: 163987  Init-Memory: 1438.18
       Done  - Partition: pbs_gen_n_7  Slack: 288.9  TNS: 0.0  Cell-Count: 55982  Cell-Area: 107038  Peak-Memory: 5332.43  Elapsed: 583
       Start - Partition: pbs_gen_n_13  Slack: 71.7  TNS: 0.0  Cell-Count: 103506  Cell-Area: 163297  Init-Memory: 1385.11
       Done  - Partition: pbs_gen_n_13  Slack: 79.4  TNS: 0.0  Cell-Count: 55713  Cell-Area: 106597  Peak-Memory: 1607.09  Elapsed: 269
       Start - Partition: pbs_gen_n_9  Slack: 143.5  TNS: 0.0  Cell-Count: 102219  Cell-Area: 161225  Init-Memory: 2088.87
       Done  - Partition: pbs_gen_n_9  Slack: 1775.5  TNS: 0.0  Cell-Count: 54944  Cell-Area: 105063  Peak-Memory: 2902.46  Elapsed: 273
       Start - Partition: pbs_gen_n_15  Slack: 148.2  TNS: 0.0  Cell-Count: 100960  Cell-Area: 159806  Init-Memory: 1523.95
       Done  - Partition: pbs_gen_n_15  Slack: 2.7  TNS: 0.0  Cell-Count: 55220  Cell-Area: 105493  Peak-Memory: 2304.88  Elapsed: 265
       Start - Partition: pbs_gen_n_2  Slack: 256.4  TNS: 0.0  Cell-Count: 100497  Cell-Area: 158809  Init-Memory: 1363.38
       Done  - Partition: pbs_gen_n_2  Slack: 2529.6  TNS: 0.0  Cell-Count: 54617  Cell-Area: 104370  Peak-Memory: 2025.25  Elapsed: 226
       Start - Partition: pbs_gen_n_10  Slack: 228.1  TNS: 0.0  Cell-Count: 73641  Cell-Area: 116345  Init-Memory: 1645.88
       Done  - Partition: pbs_gen_n_10  Slack: 3047.7  TNS: 0.0  Cell-Count: 39971  Cell-Area: 76366  Peak-Memory: 2291.49  Elapsed: 192
          Received 'pbs_gen_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_gen_n_0.etf' from server 'localhost_1_5'. (349761 ms elapsed)
       Start - Partition: pbs_gen_n_0  Slack: 42.3  TNS: 0.0  Cell-Count: 51827  Cell-Area: 156507  Init-Memory: 1863.54
       Done  - Partition: pbs_gen_n_0  Slack: -229.9  TNS: 115458.9  Cell-Count: 50181  Cell-Area: 149009  Peak-Memory: 2614.77  Elapsed: 311
       Start - Partition: pbs_gen_n_1  Slack: 5.5  TNS: 0.0  Cell-Count: 432  Cell-Area: 2410  Init-Memory: 1328.57
       Done  - Partition: pbs_gen_n_1  Slack: -194.6  TNS: 79396.8  Cell-Count: 842  Cell-Area: 3714  Peak-Memory: 1607.09  Elapsed: 5
                            Stats from servers
          servers : localhost_1_4 localhost_1_5 localhost_1_0 localhost_1_1 localhost_1_2 localhost_1_6 localhost_1_3 localhost_1_7
          peak_physical_memory_usage (Mb) : 197.6 360.3 10508.4 202.0 197.9 198.7 174.7 209.8
          physical_memory_usage (Mb) : 197.6 360.3 1813.5 202.0 197.9 198.7 174.7 209.8
          Super-thread total peak physical memory usage (Mb):11679.8
        ------------------------------------------------------------
skipping Clock Gating
        Applying wireload models.
        Computing net loads.
##>===================================== Cadence Confidential (Generic-Logical) =====================================
##>ST Summary (20 partitions in total):
##>------------------------------------------------------------------------------------------------------------------
##>PARTITION              7         6        12        14        11        18         4         0         3         8
##>------------------------------------------------------------------------------------------------------------------
##>PRE_WNS               47       143        71       143        47        71       167        42       146       143
##>PRE_TNS                0         0         0         0         0         0         0         0         0         0
##>PRE_CNT           103998    107253    107420    105529    107310    106257    105777     51827    107385    106572
##>PRE_PORT_CNT        1413      1296      1189      1310      1226      1366      1170     24526      1497      1305
##>PRE_AREA          163987    168819    169639    166408    169165    167429    166749    156507    168473    168130
##>------------------------------------------------------------------------------------------------------------------
##>POST_WNS             288      1903       -63       139       227       433      2267      -229      1827      1102
##>POST_TNS               0         0       105         0         0         0         0    115458         0         0
##>POST_CNT           55982     57095     58248     56573     57488     56862     56762     50181     56344     57327
##>POST_PORT_CNT       1413      1296      1189      1310      1226      1366      1170     24526      1497      1305
##>POST_AREA         107038    109226    111342    108303    110037    108841    108533    149009    107753    109667
##>------------------------------------------------------------------------------------------------------------------
##>G:Generic            484       201       209       208       180       170       186        56       166       136
##>G:Retime               0         0         0         0         0         0         0         0         0         0
##>G:Clk Gate             0         0         0         0         0         0         0         0         0         0
##>G:Set Targets         76       134       119       122       118       118       103       244       110       133
##>G:Misc                27        40        40        37        40        42        34        19        33        40
##>Total Elapsed        587       375       368       367       338       330       323       319       309       309
##>==================================================================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>G:Initial               10   1990355   3216701      1497
##>G:Launch ST            155         -         -      2568
##>G:Distributed          979         -         -      4895
##>G:Cleanup               18   1087584   2132352      3161
##>G:Misc                  21
##>--------------------------------------------------------
##>Total Elapsed         1183
##>========================================================
##PBS-Generic-Logical  Partitions:20  Stage Total:1183   Longest:587    Average:362    PBS Index:0.62
##>============================================================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 1359
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 1409
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'econV0' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          6496           1242                                      syn_generic
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:19 (Feb26) |  147.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:14) |  00:02:03(00:02:14) |   8.6(  9.7) |   21:39:33 (Feb26) |   1.54 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:55(00:22:56) |  00:21:46(00:20:42) |  91.4( 90.3) |   22:00:15 (Feb26) |   3.00 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:econV0 has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/45nm/generic_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:47, real = 00:48).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 02:12).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic        
========================================================================================
Slack (ps):                    15,812
  R2R (ps):                    15,812
  I2R (ps):                    16,221
  R2O (ps):                    24,471
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                  2,132,353
Total Cell Area:            2,132,353
Leaf Instances:             1,087,584
Total Instances:            1,087,584
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
========================================================================================
CPU  Runtime (h:m:s):        00:12:28
Real Runtime (h:m:s):        00:23:25
CPU  Elapsed (h:m:s):        00:12:34
Real Elapsed (h:m:s):        00:23:27
Memory (MB):                  3831.70
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:25:37
Total Memory (MB):     3833.70
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




  Setting attribute of root '/': 'syn_map_effort' = high
Info    : Mapping. [SYNTH-4]
        : Mapping 'econV0' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
        Applying wireload models.
        Computing net loads.
Info    : Enabling Partition Based Synthesis. [PBS-1]
        : Starting distributed mapping.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_6' was forked process '195415' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_7' was forked process '195417' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_2' was forked process '195407' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_1' was forked process '195405' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_3' was forked process '195409' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_4' was forked process '195411' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_5' was forked process '195413' on this host.
Start partitioning.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 3.0G, phys peak: 11.4G}
Start timing analysis.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 3.0G, phys peak: 11.4G}
Done timing analysis.  Summary: RT {elapsed: 23s, ST: 23s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 1.7G, phys peak: 11.4G}
Start partitioning design econV0
Gathering design stats...
design has 1134959 leaf instances and 1674 data path operators
Partition size: 100000 and number of partitions 12
End partitioning design econV0
Done partitioning.  Summary: RT {elapsed: 26s, ST: 26s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 1.7G, phys peak: 11.4G}
Start creating partition netlists.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 1.7G, phys peak: 11.4G}
Done creating partition netlists.  Summary: RT {elapsed: 23s, ST: 22s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 2.4G, phys peak: 11.4G}
Start budgeting timing for partitions.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 2.4G, phys peak: 11.4G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 82s, ST: 83s}, MEM {curr: 3.8G, peak: 4.8G, phys curr: 3.5G, phys peak: 11.4G}
Start deriving partition netlists.  Summary: MEM {curr: 3.8G, peak: 4.8G, phys curr: 3.5G, phys peak: 11.4G}
The inst 'pbs_map_n_9' is selected as pbs candidate. The instance cnt is: '75184'.
The inst 'pbs_map_n_6' is selected as pbs candidate. The instance cnt is: '77212'.
The inst 'pbs_map_n_7' is selected as pbs candidate. The instance cnt is: '80839'.
The inst 'pbs_map_n_11' is selected as pbs candidate. The instance cnt is: '124262'.
The inst 'pbs_map_n_8' is selected as pbs candidate. The instance cnt is: '101359'.
The inst 'pbs_map_n_2' is selected as pbs candidate. The instance cnt is: '83163'.
The inst 'pbs_map_n_0' is selected as pbs candidate. The instance cnt is: '82914'.
The inst 'pbs_map_n_1' is selected as pbs candidate. The instance cnt is: '124613'.
The inst 'pbs_map_n_4' is selected as pbs candidate. The instance cnt is: '95655'.
The inst 'pbs_map_n_3' is selected as pbs candidate. The instance cnt is: '82693'.
The inst 'pbs_map_n_10' is selected as pbs candidate. The instance cnt is: '83104'.
The inst 'pbs_map_n_5' is selected as pbs candidate. The instance cnt is: '123961'.
Done deriving partition netlists.  Summary: RT {elapsed: 16s, ST: 15s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 3.5G, phys peak: 11.4G}
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '4496' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '4498' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '4500' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '4502' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '4504' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '4506' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '4508' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: {pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_1.etf} {pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_11.etf} {pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_5.etf} {pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_8.etf} {pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_4.etf} {pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_2.etf} {pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_10.etf} {pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_0.etf} {pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_3.etf} {pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_7.etf} {pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_6.etf} {pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_9.etf}
          Sending 'pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_1.etf' to server 'localhost_1_13'...
            Sent 'pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_1.etf' to server 'localhost_1_13'.
          Sending 'pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_11.etf' to server 'localhost_1_14'...
            Sent 'pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_11.etf' to server 'localhost_1_14'.
          Sending 'pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_5.etf' to server 'localhost_1_0'...
            Sent 'pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_5.etf' to server 'localhost_1_0'.
          Sending 'pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_8.etf' to server 'localhost_1_9'...
            Sent 'pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_8.etf' to server 'localhost_1_9'.
          Sending 'pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_4.etf' to server 'localhost_1_8'...
            Sent 'pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_4.etf' to server 'localhost_1_8'.
          Sending 'pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_2.etf' to server 'localhost_1_10'...
            Sent 'pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_2.etf' to server 'localhost_1_10'.
          Sending 'pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_10.etf' to server 'localhost_1_11'...
            Sent 'pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_10.etf' to server 'localhost_1_11'.
          Sending 'pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_0.etf' to server 'localhost_1_12'...
            Sent 'pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_0.etf' to server 'localhost_1_12'.
          Received 'pbs_map_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_0.etf' from server 'localhost_1_12'. (603190 ms elapsed)
       Start - Partition: pbs_map_n_0  Slack: 218.0  TNS: 0.0  Cell-Count: 82914  Cell-Area: 156771  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_0  Slack: 211.6  TNS: 0.0  Cell-Count: 38214  Cell-Area: 65985  Peak-Memory: 2201.50  Elapsed: 599
          Sending 'pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_3.etf' to server 'localhost_1_12'...
            Sent 'pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_3.etf' to server 'localhost_1_12'.
          Received 'pbs_map_n_10 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_10.etf' from server 'localhost_1_11'. (629456 ms elapsed)
       Start - Partition: pbs_map_n_10  Slack: 218.0  TNS: 0.0  Cell-Count: 83104  Cell-Area: 157164  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_10  Slack: 211.6  TNS: 0.0  Cell-Count: 38548  Cell-Area: 66581  Peak-Memory: 2201.50  Elapsed: 624
          Sending 'pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_7.etf' to server 'localhost_1_11'...
            Sent 'pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_7.etf' to server 'localhost_1_11'.
          Received 'pbs_map_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_2.etf' from server 'localhost_1_10'. (666148 ms elapsed)
       Start - Partition: pbs_map_n_2  Slack: 218.0  TNS: 0.0  Cell-Count: 83163  Cell-Area: 157984  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_2  Slack: 211.6  TNS: 0.0  Cell-Count: 38579  Cell-Area: 66984  Peak-Memory: 2201.50  Elapsed: 661
          Sending 'pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_6.etf' to server 'localhost_1_10'...
            Sent 'pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_6.etf' to server 'localhost_1_10'.
          Received 'pbs_map_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_4.etf' from server 'localhost_1_8'. (720407 ms elapsed)
       Start - Partition: pbs_map_n_4  Slack: 218.0  TNS: 0.0  Cell-Count: 95655  Cell-Area: 180926  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_4  Slack: 211.6  TNS: 0.0  Cell-Count: 44141  Cell-Area: 79020  Peak-Memory: 2205.32  Elapsed: 715
          Sending 'pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_9.etf' to server 'localhost_1_8'...
            Sent 'pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_9.etf' to server 'localhost_1_8'.
          Received 'pbs_map_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_8.etf' from server 'localhost_1_9'. (767583 ms elapsed)
       Start - Partition: pbs_map_n_8  Slack: 201.4  TNS: 0.0  Cell-Count: 101359  Cell-Area: 222875  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_8  Slack: -1.6  TNS: 6758.4  Cell-Count: 66384  Cell-Area: 120423  Peak-Memory: 2238.68  Elapsed: 758
          Received 'pbs_map_n_11 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_11.etf' from server 'localhost_1_14'. (962818 ms elapsed)
          Received 'pbs_map_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_5.etf' from server 'localhost_1_0'. (967580 ms elapsed)
       Start - Partition: pbs_map_n_5  Slack: 218.0  TNS: 0.0  Cell-Count: 123961  Cell-Area: 234282  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_5  Slack: 211.6  TNS: 0.0  Cell-Count: 57393  Cell-Area: 98667  Peak-Memory: 5332.43  Elapsed: 961
       Start - Partition: pbs_map_n_11  Slack: 218.0  TNS: 0.0  Cell-Count: 124262  Cell-Area: 235058  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_11  Slack: 211.3  TNS: 0.0  Cell-Count: 56814  Cell-Area: 98939  Peak-Memory: 2205.32  Elapsed: 955
          Received 'pbs_map_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_1.etf' from server 'localhost_1_13'. (1031152 ms elapsed)
       Start - Partition: pbs_map_n_1  Slack: 218.0  TNS: 0.0  Cell-Count: 124613  Cell-Area: 235655  Init-Memory: 2155.29
       Done  - Partition: pbs_map_n_1  Slack: 211.6  TNS: 0.0  Cell-Count: 58298  Cell-Area: 100540  Peak-Memory: 2205.32  Elapsed: 1023
          Received 'pbs_map_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_7.etf' from server 'localhost_1_11'. (525650 ms elapsed)
          Received 'pbs_map_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_6.etf' from server 'localhost_1_10'. (488723 ms elapsed)
          Received 'pbs_map_n_9 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_9.etf' from server 'localhost_1_8'. (468672 ms elapsed)
          Received 'pbs_map_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_map_n_3.etf' from server 'localhost_1_12'. (620572 ms elapsed)
       Start - Partition: pbs_map_n_3  Slack: 218.0  TNS: 0.0  Cell-Count: 82693  Cell-Area: 156493  Init-Memory: 2201.50
       Done  - Partition: pbs_map_n_3  Slack: 211.6  TNS: 0.0  Cell-Count: 37598  Cell-Area: 65642  Peak-Memory: 2201.50  Elapsed: 612
       Start - Partition: pbs_map_n_7  Slack: 464.9  TNS: 0.0  Cell-Count: 80839  Cell-Area: 162159  Init-Memory: 2201.50
       Done  - Partition: pbs_map_n_7  Slack: 289.1  TNS: 0.0  Cell-Count: 44619  Cell-Area: 86494  Peak-Memory: 2209.50  Elapsed: 518
       Start - Partition: pbs_map_n_6  Slack: 121.2  TNS: 0.0  Cell-Count: 77212  Cell-Area: 148674  Init-Memory: 2201.50
       Done  - Partition: pbs_map_n_6  Slack: -56.7  TNS: 56.7  Cell-Count: 37996  Cell-Area: 73482  Peak-Memory: 2209.50  Elapsed: 480
       Start - Partition: pbs_map_n_9  Slack: 218.0  TNS: 0.0  Cell-Count: 75184  Cell-Area: 140819  Init-Memory: 2205.31
       Done  - Partition: pbs_map_n_9  Slack: 87.5  TNS: 0.0  Cell-Count: 34308  Cell-Area: 66614  Peak-Memory: 2213.32  Elapsed: 464
                            Stats from servers
          servers : localhost_1_11 localhost_1_12 localhost_1_0 localhost_1_8 localhost_1_9 localhost_1_13 localhost_1_10 localhost_1_14
          peak_physical_memory_usage (Mb) : 281.6 248.4 10508.4 235.5 216.9 311.4 257.8 303.9
          physical_memory_usage (Mb) : 281.6 248.4 2167.6 235.5 216.9 311.4 257.8 303.9
          Super-thread total peak physical memory usage (Mb):11679.8
        ------------------------------------------------------------
        Applying wireload models.
        Computing net loads.
 Doing ConstProp on design:econV0 ... 

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               989376        0         0    730842    89093

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                 989376        0         0    730842    89093

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>===================================== Cadence Confidential (Mapping-Logical) =====================================
##>ST Summary (12 partitions in total):
##>------------------------------------------------------------------------------------------------------------------
##>PARTITION              1         5        11         8         4         2        10         3         0         7
##>------------------------------------------------------------------------------------------------------------------
##>PRE_WNS              218       218       218       201       218       218       218       218       218       464
##>PRE_TNS                0         0         0         0         0         0         0         0         0         0
##>PRE_CNT           124613    123961    124262    101359     95655     83163     83104     82693     82914     80839
##>PRE_PORT_CNT        6293      4663      5049     18826      3797      3856      4032      3531      3531      5213
##>PRE_AREA          235655    234282    235058    222875    180926    157984    157164    156493    156771    162159
##>------------------------------------------------------------------------------------------------------------------
##>POST_WNS             211       211       211        -1       211       211       211       211       211       289
##>POST_TNS               0         0         0      6758         0         0         0         0         0         0
##>POST_CNT           58298     57393     56814     66384     44141     38579     38548     37598     38214     44619
##>POST_PORT_CNT       6293      4663      5049     18826      3797      3856      4032      3531      3531      5213
##>POST_AREA         100540     98667     98939    120423     79020     66984     66581     65642     65985     86494
##>------------------------------------------------------------------------------------------------------------------
##>M:Structuring        481       446       446       310       333       305       285       315       276       246
##>M:Mapping            327       317       313       238       238       222       207       166       205       140
##>M:Global Incr         50        46        49        60        31        31        30        27        24        36
##>M:Misc               172       158       154       159       118       108       107       108        98       101
##>Total Elapsed       1030       967       962       767       720       666       629       616       603       523
##>==================================================================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial               23   1165494   2238681      3083
##>M:Launch ST            116         -         -      4895
##>M:Distributed         1317         -         -      4895
##>M:Cleanup               28    552892    989375      3855
##>M:MBCI                   0    552892    989375      3855
##>M:Misc                  82
##>--------------------------------------------------------
##>Total Elapsed         1566
##>========================================================
##PBS-Mapping-Logical  Partitions:12  Stage Total:1566   Longest:1030   Average:748    PBS Index:0.73
##>============================================================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 3112
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 3109
                            Stats from servers
          servers : localhost_1_11 localhost_1_12 localhost_1_0 localhost_1_8 localhost_1_9 localhost_1_13 localhost_1_10 localhost_1_14
          peak_physical_memory_usage (Mb) : 281.6 248.4 10508.4 235.5 216.9 311.4 257.8 303.9
          physical_memory_usage (Mb) : 281.6 248.4 2167.6 235.5 216.8 311.4 257.8 303.9
          Super-thread total peak physical memory usage (Mb):11679.8
        ------------------------------------------------------------
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'econV0'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          9459           1846           -0.0 ps        16242.7 ps  syn_map
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:19 (Feb26) |  147.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:14) |  00:02:03(00:02:14) |   3.8(  4.2) |   21:39:33 (Feb26) |   1.54 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:55(00:22:56) |  00:21:46(00:20:42) |  40.5( 38.5) |   22:00:15 (Feb26) |   3.00 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:53:53(00:53:42) |  00:29:57(00:30:46) |  55.7( 57.3) |   22:31:01 (Feb26) |   3.66 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/45nm/map_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:28, real = 00:28).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 01:30).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic         map            
========================================================================================
Slack (ps):                    15,812          16,243
  R2R (ps):                    15,812          16,243
  I2R (ps):                    16,221          18,155
  R2O (ps):                    24,471          23,311
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                  2,132,353         989,376
Total Cell Area:            2,132,353         989,376
Leaf Instances:             1,087,584         552,892
Total Instances:            1,087,584         552,892
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
========================================================================================
CPU  Runtime (h:m:s):        00:12:28        00:11:26
Real Runtime (h:m:s):        00:23:25        00:30:17
CPU  Elapsed (h:m:s):        00:12:34        00:24:00
Real Elapsed (h:m:s):        00:23:27        00:53:44
Memory (MB):                  3831.70         3788.19
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 00:55:12
Total Memory (MB):     3788.19
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
Info    : Wrote formal verification information fv/econV0/outputgenus45nmeconV0_intermediatev.fv.json for output/genus/45nm//econV0_intermediate.v.
Info    : Wrote dofile output/genus/45nm//rtl2intermediate.lec.do.
  Setting attribute of root '/': 'syn_opt_effort' = high
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'econV0' using 'high' effort.
        Applying wireload models.
        Computing net loads.
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:econV0.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
        Applying wireload models.
        Computing net loads.
 Uniquify netlist ...
 Done
 Swap or remap avoided cells ...
 Done
 hi_fo_buf               1052601        0         0    351270     9183

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf      1088  (     1088 /     1088 )  49.10

 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay              1052601        0         0    351270     9183

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_tns                1052601        0         0    351270     9183

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_13' was forked process '4506' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_14' was forked process '4508' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_9' was forked process '4498' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_8' was forked process '4496' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_10' was forked process '4500' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_11' was forked process '4502' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_12' was forked process '4504' on this host.
Start partitioning.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 3.7G, phys peak: 11.4G}
Start timing analysis.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 3.7G, phys peak: 11.4G}
Done timing analysis.  Summary: RT {elapsed: 25s, ST: 26s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 1.6G, phys peak: 11.4G}
Done partitioning.  Summary: RT {elapsed: 31s, ST: 31s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 1.6G, phys peak: 11.4G}
Start budgeting timing for partitions.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 1.6G, phys peak: 11.4G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 62s, ST: 61s}, MEM {curr: 3.7G, peak: 4.8G, phys curr: 2.3G, phys peak: 11.4G}
Start deriving partition netlists.  Summary: MEM {curr: 3.7G, peak: 4.8G, phys curr: 2.3G, phys peak: 11.4G}
The inst 'pbs_iopt_n_0' is selected as pbs candidate. The instance cnt is: '63243'.
The inst 'pbs_iopt_n_1' is selected as pbs candidate. The instance cnt is: '51746'.
The inst 'pbs_iopt_n_5' is selected as pbs candidate. The instance cnt is: '72400'.
The inst 'pbs_iopt_n_6' is selected as pbs candidate. The instance cnt is: '58394'.
The inst 'pbs_iopt_n_8' is selected as pbs candidate. The instance cnt is: '81879'.
The inst 'pbs_iopt_n_3' is selected as pbs candidate. The instance cnt is: '81905'.
The inst 'pbs_iopt_n_7' is selected as pbs candidate. The instance cnt is: '82029'.
The inst 'pbs_iopt_n_2' is selected as pbs candidate. The instance cnt is: '63391'.
The inst 'pbs_iopt_n_4' is selected as pbs candidate. The instance cnt is: '82010'.
Done deriving partition netlists.  Summary: RT {elapsed: 27s, ST: 28s}, MEM {curr: 3.6G, peak: 4.8G, phys curr: 2.3G, phys peak: 11.4G}
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_15' is forked process '12320' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_16' is forked process '12322' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_17' is forked process '12324' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_18' is forked process '12326' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_19' is forked process '12328' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_20' is forked process '12330' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_21' is forked process '12332' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 8 super thread servers are launched. Minimum 1 active super thread server is required.
        Distributing super-thread jobs: {pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_7.etf} {pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_4.etf} {pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_3.etf} {pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_8.etf} {pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_5.etf} {pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_2.etf} {pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_0.etf} {pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_6.etf} {pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_1.etf}
          Sending 'pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_7.etf' to server 'localhost_1_20'...
            Sent 'pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_7.etf' to server 'localhost_1_20'.
          Sending 'pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_4.etf' to server 'localhost_1_21'...
            Sent 'pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_4.etf' to server 'localhost_1_21'.
          Sending 'pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_3.etf' to server 'localhost_1_0'...
            Sent 'pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_3.etf' to server 'localhost_1_0'.
          Sending 'pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_8.etf' to server 'localhost_1_16'...
            Sent 'pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_8.etf' to server 'localhost_1_16'.
          Sending 'pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_5.etf' to server 'localhost_1_15'...
            Sent 'pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_5.etf' to server 'localhost_1_15'.
          Sending 'pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_2.etf' to server 'localhost_1_17'...
            Sent 'pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_2.etf' to server 'localhost_1_17'.
          Sending 'pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_0.etf' to server 'localhost_1_18'...
            Sent 'pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_0.etf' to server 'localhost_1_18'.
          Sending 'pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_6.etf' to server 'localhost_1_19'...
            Sent 'pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_6.etf' to server 'localhost_1_19'.
          Received 'pbs_iopt_n_6 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_6.etf' from server 'localhost_1_19'. (33079 ms elapsed)
       Start - Partition: pbs_iopt_n_6  Slack: -357.7  TNS: 357.7  Cell-Count: 58394  Cell-Area: 93291  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_6  Slack: -337.0  TNS: 337.3  Cell-Count: 50142  Cell-Area: 86933  Peak-Memory: 2155.29  Elapsed: 29
          Sending 'pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_1.etf' to server 'localhost_1_19'...
            Sent 'pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_1.etf' to server 'localhost_1_19'.
          Received 'pbs_iopt_n_2 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_2.etf' from server 'localhost_1_17'. (45738 ms elapsed)
          Received 'pbs_iopt_n_5 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_5.etf' from server 'localhost_1_15'. (45739 ms elapsed)
          Received 'pbs_iopt_n_8 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_8.etf' from server 'localhost_1_16'. (46791 ms elapsed)
          Received 'pbs_iopt_n_4 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_4.etf' from server 'localhost_1_21'. (46791 ms elapsed)
          Received 'pbs_iopt_n_7 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_7.etf' from server 'localhost_1_20'. (46793 ms elapsed)
          Received 'pbs_iopt_n_3 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_3.etf' from server 'localhost_1_0'. (46792 ms elapsed)
          Received 'pbs_iopt_n_0 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_0.etf' from server 'localhost_1_18'. (53689 ms elapsed)
       Start - Partition: pbs_iopt_n_0  Slack: 332.4  TNS: 0.0  Cell-Count: 63243  Cell-Area: 135097  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_0  Slack: 332.4  TNS: 0.0  Cell-Count: 62589  Cell-Area: 134841  Peak-Memory: 2155.29  Elapsed: 49
       Start - Partition: pbs_iopt_n_2  Slack: -53.0  TNS: 53.0  Cell-Count: 63391  Cell-Area: 100830  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_2  Slack: 0.7  TNS: 0.0  Cell-Count: 54839  Cell-Area: 94107  Peak-Memory: 2155.29  Elapsed: 39
       Start - Partition: pbs_iopt_n_5  Slack: -433.9  TNS: 867.8  Cell-Count: 72400  Cell-Area: 116013  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_5  Slack: -418.3  TNS: 905.7  Cell-Count: 62534  Cell-Area: 108356  Peak-Memory: 2155.29  Elapsed: 39
       Start - Partition: pbs_iopt_n_8  Slack: -105.7  TNS: 168.3  Cell-Count: 81879  Cell-Area: 128811  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_8  Slack: -8.3  TNS: 8.3  Cell-Count: 70623  Cell-Area: 120009  Peak-Memory: 2155.29  Elapsed: 41
       Start - Partition: pbs_iopt_n_3  Slack: 67.9  TNS: 0.0  Cell-Count: 81905  Cell-Area: 129332  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_3  Slack: 35.3  TNS: 0.0  Cell-Count: 70590  Cell-Area: 120437  Peak-Memory: 5332.43  Elapsed: 40
       Start - Partition: pbs_iopt_n_4  Slack: -8.5  TNS: 8.5  Cell-Count: 82010  Cell-Area: 130074  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_4  Slack: 8.6  TNS: 0.0  Cell-Count: 70553  Cell-Area: 121324  Peak-Memory: 2155.29  Elapsed: 36
       Start - Partition: pbs_iopt_n_7  Slack: -26.9  TNS: 26.9  Cell-Count: 82029  Cell-Area: 128452  Init-Memory: 2155.29
       Done  - Partition: pbs_iopt_n_7  Slack: 1.0  TNS: 0.0  Cell-Count: 71058  Cell-Area: 119884  Peak-Memory: 2155.29  Elapsed: 37
          Received 'pbs_iopt_n_1 ./.pbs_nova.cs.northwestern.edu_194623/pbs_iopt_n_1.etf' from server 'localhost_1_19'. (221005 ms elapsed)
       Start - Partition: pbs_iopt_n_1  Slack: -140.4  TNS: 52939.2  Cell-Count: 51746  Cell-Area: 90697  Init-Memory: 2157.29
       Done  - Partition: pbs_iopt_n_1  Slack: -135.4  TNS: 49326.9  Cell-Count: 46195  Cell-Area: 85974  Peak-Memory: 2165.30  Elapsed: 215
                            Stats from servers
          servers : localhost_1_18 localhost_1_19 localhost_1_0 localhost_1_15 localhost_1_16 localhost_1_20 localhost_1_17 localhost_1_21
          peak_physical_memory_usage (Mb) : 270.9 281.8 10508.4 193.8 197.3 196.8 262.6 201.6
          physical_memory_usage (Mb) : 270.9 281.8 1814.2 193.8 197.3 196.8 262.6 201.6
          Super-thread total peak physical memory usage (Mb):11679.8
        ------------------------------------------------------------
 hi_fo_buf                999398        0         0   8877747    75411

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf       147  (      147 /      147 )  13.55

 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               999398        0         0   8877747    75411

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_tns                 999398        0         0   8877747    75411

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 


                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               999398        0         0   8877747    75411

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_tns                 999398        0         0   8877747    75411

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------

 init_delay               999398        0         0   8877747    75411

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
 init_drc                 999398        0         0   8877747    75411
 incr_max_trans          1001985        0         0         0     4483

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        drc_bufs      1476  (      738 /      738 )  34.76

 incr_max_cap            1003152        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
      drc_buf_sp      3017  (        0 /     2634 )  1.81
        drc_bufs       766  (      383 /      383 )  7.61


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------


# Incremental Optimization Runtime Summary: 
                     Step   Elapsed Time(s)   Runtime(s)        WNS(ps)           TNS(ps)           CELL AREA                           Leakage Power  
*****************************************************************************************************************************************************
                     INIT         0 (0.0 %)         0 (0.0 %)   NOT_TIMED         NOT_TIMED         989375            NA             
         HIGH_FANOUT_OPTO        75 (12.2%)        74 (13.8%)   0.0               0                 1052601           NA             
               SCORE_INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 1052601           NA             
                 WNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1052601           NA             
                 TNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 1052601           NA             
                 FIRST_ST       428 (69.6%)       348 (65.0%)   NOT_TIMED         NOT_TIMED         991869            NA             
                     INIT        24 (3.9 %)        23 (4.3 %)   0.0               0                 991869            NA             
         HIGH_FANOUT_OPTO        17 (2.8 %)        17 (3.2 %)   0.0               0                 999398            NA             
            MULTIBIT_OPTO         1 (0.2 %)         0 (0.0 %)   0.0               0                 999398            NA             
               SCORE_INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
                 WNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
                 TNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
                     INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
               LATCH_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
               SCORE_INIT         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
                 WNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
                 TNS_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
             WNS_CRR_OPTO         0 (0.0 %)         0 (0.0 %)   0.0               0                 999398            NA             
                 DRC_OPTO        56 (9.1 %)        55 (10.3%)   0.0               0                 1003151           NA             
*****************************************************************************************************************************************************
                               615               535 

Done incrementally optimizing.
        Applying wireload models.
        Computing net loads.
##>================================= Cadence Confidential (Iopt-Logical) ==================================
##>ST Summary (9 partitions in total):
##>--------------------------------------------------------------------------------------------------------
##>PARTITION              1         0         8         3         2         5         7         4         6
##>--------------------------------------------------------------------------------------------------------
##>PRE_WNS             -140       332      -105        67       -53      -433       -26        -8      -357
##>PRE_TNS            52939         0       168         0        53       867        26         8       357
##>PRE_CNT            51746     63243     81879     81905     63391     72400     82029     82010     58394
##>PRE_PORT_CNT       21055      1961      3937      4192      3492      3522      4307      2981      3251
##>PRE_AREA           90697    135097    128811    129332    100830    116013    128452    130074     93291
##>--------------------------------------------------------------------------------------------------------
##>POST_WNS            -135       332        -8        35         0      -418         1         8      -337
##>POST_TNS           49326         0         8         0         0       905         0         0       337
##>POST_CNT           46195     62589     70623     70590     54839     62534     71058     70553     50142
##>POST_PORT_CNT      21055      1961      3937      4192      3492      3522      4307      2981      3251
##>POST_AREA          85974    134841    120009    120437     94107    108356    119884    121324     86933
##>--------------------------------------------------------------------------------------------------------
##>I:Misc               220        52        45        45        44        44        41        40        32
##>Total Elapsed        220        52        45        45        44        44        41        40        32
##>========================================================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>I:Initial               41    552892    989375      3644
##>I:Launch ST             82         -         -      4895
##>I:Distributed          308         -         -      4895
##>I:Cleanup              619    573504   1003151      2965
##>I:Misc                   0
##>--------------------------------------------------------
##>Total Elapsed          658
##>========================================================
##PBS-Iopt-Logical     Partitions:9   Stage Total:658    Longest:220    Average:62     PBS Index:0.28
##>============================================================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 4053
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 4056
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'econV0'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          1269            870           -0.0 ps        16935.4 ps  syn_opt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/45nm/syn_opt_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:32, real = 00:33).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 01:37).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic         map             syn_opt        
========================================================================================
Slack (ps):                    15,812          16,243          16,935
  R2R (ps):                    15,812          16,243          16,935
  I2R (ps):                    16,221          18,155          18,156
  R2O (ps):                    24,471          23,311          23,104
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                         0               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                  2,132,353         989,376       1,003,152
Total Cell Area:            2,132,353         989,376       1,003,152
Leaf Instances:             1,087,584         552,892         573,504
Total Instances:            1,087,584         552,892         573,504
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
========================================================================================
CPU  Runtime (h:m:s):        00:12:28        00:11:26        00:11:39
Real Runtime (h:m:s):        00:23:25        00:30:17        00:14:30
CPU  Elapsed (h:m:s):        00:12:34        00:24:00        00:35:39
Real Elapsed (h:m:s):        00:23:27        00:53:44        01:08:14
Memory (MB):                  3831.70         3788.19         3723.33
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 01:09:49
Total Memory (MB):     3728.88
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Runtime & Memory after incremental synthesis
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:19 (Feb26) |  147.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:14) |  00:02:03(00:02:14) |   3.0(  3.2) |   21:39:33 (Feb26) |   1.54 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:55(00:22:56) |  00:21:46(00:20:42) |  31.9( 29.6) |   22:00:15 (Feb26) |   3.00 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:53:53(00:53:42) |  00:29:57(00:30:46) |  43.9( 44.1) |   22:31:01 (Feb26) |   3.66 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:08:24(01:09:49) |  00:14:31(00:16:07) |  21.3( 23.1) |   22:47:08 (Feb26) |   3.33 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'econV0'.
        : Use 'report timing -lint' for more information.
        Computing arrivals and requireds.
Finished exporting design database to file 'report/genus/45nm/final_econV0.db' for 'econV0' (command execution time mm:ss cpu = 00:30, real = 00:30).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 01:31).


Working Directory = /home/yluo/hls4ml/example-prjs/mentor_workspace/mntr_ex13/syn-rc-0802-2201-1808-25ns
QoS Summary for econV0
========================================================================================
Metric                          generic         map             syn_opt         final          
========================================================================================
Slack (ps):                    15,812          16,243          16,935          16,935
  R2R (ps):                    15,812          16,243          16,935          16,935
  I2R (ps):                    16,221          18,155          18,156          18,156
  R2O (ps):                    24,471          23,311          23,104          23,104
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                         0               0               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                         0               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                  2,132,353         989,376       1,003,152       1,003,152
Total Cell Area:            2,132,353         989,376       1,003,152       1,003,152
Leaf Instances:             1,087,584         552,892         573,504         573,504
Total Instances:            1,087,584         552,892         573,504         573,504
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
========================================================================================
CPU  Runtime (h:m:s):        00:12:28        00:11:26        00:11:39        00:00:00
Real Runtime (h:m:s):        00:23:25        00:30:17        00:14:30        00:01:37
CPU  Elapsed (h:m:s):        00:12:34        00:24:00        00:35:39        00:35:39
Real Elapsed (h:m:s):        00:23:27        00:53:44        01:08:14        01:09:51
Memory (MB):                  3831.70         3788.19         3723.33         3725.33
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (h:m:s): 01:11:20
Total Memory (MB):     3728.88
Executable Version:    16.24
========================================================================================

Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Finished SDC export (command execution time mm:ss (real) = 00:20).
Exporting design data for 'econV0' to output/genus/45nm/econV0_wd...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: output/genus/45nm/econV0_wd.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: output/genus/45nm/econV0_wd.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: output/genus/45nm/econV0_wd.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: output/genus/45nm/econV0_wd.mmmc.tcl
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Finished SDC export (command execution time mm:ss (real) = 00:20).
Info: file output/genus/45nm//econV0_wd.default_emulate_constraint_mode.sdc has been written
File output/genus/45nm//econV0_wd.mmmc.tcl has been written.
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: output/genus/45nm/econV0_wd.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: output/genus/45nm/econV0_wd.genus_setup.tcl
** To load the database source output/genus/45nm/econV0_wd.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'econV0' (command execution time mm:ss cpu = 00:12, real = 00:32).
.
Info    : Wrote formal verification information fv/econV0/outputgenus45nmeconV0_mv.fv.json for output/genus/45nm//econV0_m.v.
Info    : Wrote dofile output/genus/45nm//intermediate2final.lec.do.
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:19 (Feb26) |  147.1 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:02:14) |  00:02:03(00:02:14) |   3.0(  3.1) |   21:39:33 (Feb26) |   1.54 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:23:55(00:22:56) |  00:21:46(00:20:42) |  31.5( 28.5) |   22:00:15 (Feb26) |   3.00 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:53:53(00:53:42) |  00:29:57(00:30:46) |  43.3( 42.4) |   22:31:01 (Feb26) |   3.66 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:08:24(01:09:49) |  00:14:31(00:16:07) |  21.0( 22.2) |   22:47:08 (Feb26) |   3.33 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 01:09:20(01:12:37) |  00:00:56(00:02:48) |   1.3(  3.9) |   22:49:57 (Feb26) |   3.66 GB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
WARNING: This version of the tool is 922 days old.
genus@root:> exit
=======================================================================================
PBS_gen Index: 0.62  PBS_map Index: 0.73  PBS_iopt Index: 0.28  PBS_overall Index: 0.53
=======================================================================================
Normal exit.