$date
	Fri Sep 12 15:01:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JKFF_tb $end
$var wire 1 ! q_i $end
$var reg 1 " clk $end
$var reg 1 # j_i $end
$var reg 1 $ k_i $end
$var integer 32 % i [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # j_i $end
$var wire 1 $ k_i $end
$var reg 1 ! q_i $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
0$
0#
0"
x!
$end
#5
1"
#10
0"
1$
#15
0!
1"
#20
0"
0$
1#
#25
1!
1"
#30
0"
1$
#35
0!
1"
#40
0"
0$
0#
b10 %
#45
1"
#50
0"
1$
#55
1"
#60
0"
0$
1#
#65
1!
1"
#70
0"
1$
#75
0!
1"
#80
0"
0$
0#
b11 %
#85
1"
#90
0"
1$
#95
1"
#100
0"
0$
1#
#105
1!
1"
#110
0"
1$
#115
0!
1"
#120
0"
0$
0#
b100 %
#125
1"
#130
0"
1$
#135
1"
#140
0"
0$
1#
#145
1!
1"
#150
0"
1$
#155
0!
1"
#160
0"
0$
0#
b101 %
#165
1"
#170
0"
1$
#175
1"
#180
0"
0$
1#
#185
1!
1"
#190
0"
1$
#195
0!
1"
#200
0"
0$
0#
b110 %
#205
1"
#210
0"
1$
#215
1"
#220
0"
0$
1#
#225
1!
1"
#230
0"
1$
#235
0!
1"
#240
0"
0$
0#
b111 %
#245
1"
#250
0"
1$
#255
1"
#260
0"
0$
1#
#265
1!
1"
#270
0"
1$
#275
0!
1"
#280
0"
0$
0#
b1000 %
#285
1"
#290
0"
1$
#295
1"
#300
0"
0$
1#
#305
1!
1"
#310
0"
1$
#315
0!
1"
#320
0"
0$
0#
b1001 %
#325
1"
#330
0"
1$
#335
1"
#340
0"
0$
1#
#345
1!
1"
#350
0"
1$
#355
0!
1"
#360
0"
b1010 %
