// Seed: 2651428191
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd58,
    parameter id_15 = 32'd69
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always id_2 <= 1;
  logic [7:0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12 = id_6[1], id_13;
  defparam id_14.id_15 = 1 - 1'b0;
  wire id_16;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17
  );
endmodule
