// Seed: 77694068
module module_0 (
    id_1[(1) :-1],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout supply0 id_2;
  output logic [7:0] id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd77
) (
    output wor id_0#(
        .id_9 (1 !== -1'b0),
        .id_10(1),
        .id_11(1)
    ),
    input supply0 id_1,
    output tri1 id_2,
    input wand _id_3
    , id_12,
    input uwire id_4,
    input wor id_5
    , id_13,
    output wor id_6,
    input supply0 id_7
);
  module_0 modCall_1 (
      id_10,
      id_13,
      id_9,
      id_9,
      id_12,
      id_12,
      id_13,
      id_9,
      id_13
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = id_10[id_3] == id_9;
endmodule
