// Seed: 2712583841
module module_0 (
    input  tri   id_0,
    output uwire id_1
    , id_5,
    output uwire id_2,
    output tri   id_3
);
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1
    , id_13,
    input tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    output logic id_8,
    input uwire id_9,
    output wire id_10,
    input wire id_11
);
  always @* begin : LABEL_0
    id_8 = 1;
  end
  module_0 modCall_1 (
      id_11,
      id_7,
      id_1,
      id_3
  );
endmodule
