INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/T1_design1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T1_design1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/debouncer_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/hour_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hour_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/main.sv:163]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/minute_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minute_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/osc_1hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module osc_1hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/second_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module second_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sources_1/new/seven_seg_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_controller
INFO: [VRFC 10-311] analyzing module binary_to_seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea 1/code/Pregunta 4/code.srcs/sim_1/new/alarm_testbenck.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_testbench
