# RTL-practice-projects
Part of the '50 days of RTL' found on Linkedn

**Not yet complete**

List of RTL codes: 
  1: 8 TO 1 MULTIPLEXER 
  2: 1 TO 8 DEMULTIPLEXER 
  3: 3 TO 8 DECODER 
  4: 8 TO 3 ENCODER 
  5: 4-BIT RIPPLE CARRY ADDER 
  6: CARRY LOOK AHEAD ADDER 
  7: 4 BIT BINARY ADDER-SUBTRACTOR 
  8: 8 BIT ALU 
  9: BINARY MULTIPLIER 
  10: MAGNITUDE COMPARATOR 
  11: 1 TO 8 ROUTER 
  12: BOOTH’S MULTIPLIER 
  13: FLIPFLOPS 
  14: 8 BIT UP-DOWN COUNTER 
  15: SISO and SIPO SHIFT REGISTERS 
  16: PISO and PIPO SHIFT REGISTERS 
  17: SRAM (SYNCHRONOUS RAM) 
  18: DUAL PORT RAM 
  19: RING COUNTER 
  20: JOHNSON COUNTER 
  21: SYNCHRONOUS FIFO 
  22: EDGE DETECTOR 
  23: CLOCK DIVIDER 
  24: BARREL SHIFTER 
  25: CONTENT ADDRESSABLE MEMORY (CAM) 
  26: BCD TO 7 SEGMENT DISPLAY 
  27: GRAY CODE COUNTER 
  28: 24 HOUR TIMER 
  29: MOORE SEQUENCE DETECTOR (1101- OVERLAPPING) 
  30: AUTOMATIC DOOR CONTROLLER (MEALY FSM) 
  31: CLOCK GATING USING DUAL LATCH 
  32: FREQUENCY COUNTER 
  33: LOGIC GATES USING CMOS LOGIC 
  34: PARITY GENERATOR 
  35: BCD ADDER 
  36: FIBONACCI GENERATOR 
  37: 2 FLIP FLOP SYNCHRONIZER 
  38: N -BIT SYNCHRONIZER 
  39: MASTER SLAVE JK FLIPFLOP (ASYNCHRONOUS RESET) 
  40: MOD – N COUNTER 
  41: MULTIBIT JK FLIPFLOP (ASYNCHRONOUS RESET) 
  42: PARALLEL TO SERIAL CONVERTER 
  43: PSEUDO RANDOM SEQUENCE GENERATOR 
  44: CLOCK PHASING 
  45: ASYNCHRONOUS FIFO 
  46: GENERATE  TRIANGLE WAVE  
  47: RING OSCILLATOR 
  48: GCD OF 2 N- BIT NUMBERS 
  49: FIXED PRIORITY ARBITER 
  50: ROUND ROBIN ARBITER 
