begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 Damien Bergamini<damien.bergamini@free.fr>  * Copyright (c) 2016 Andriy Voskoboinyk<avos@FreeBSD.org>  *  * Permission to use, copy, modify, and distribute this software for any  * purpose with or without fee is hereby granted, provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.  *  * $OpenBSD: if_urtwnreg.h,v 1.3 2010/11/16 18:02:59 damien Exp $  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|R92C_RX_DESC_H
end_ifndef

begin_define
define|#
directive|define
name|R92C_RX_DESC_H
end_define

begin_comment
comment|/* Rx MAC descriptor (common parts / USB). */
end_comment

begin_struct
struct|struct
name|r92c_rx_stat
block|{
name|uint32_t
name|rxdw0
decl_stmt|;
define|#
directive|define
name|R92C_RXDW0_PKTLEN_M
value|0x00003fff
define|#
directive|define
name|R92C_RXDW0_PKTLEN_S
value|0
define|#
directive|define
name|R92C_RXDW0_CRCERR
value|0x00004000
define|#
directive|define
name|R92C_RXDW0_ICVERR
value|0x00008000
define|#
directive|define
name|R92C_RXDW0_INFOSZ_M
value|0x000f0000
define|#
directive|define
name|R92C_RXDW0_INFOSZ_S
value|16
define|#
directive|define
name|R92C_RXDW0_CIPHER_M
value|0x00700000
define|#
directive|define
name|R92C_RXDW0_CIPHER_S
value|20
define|#
directive|define
name|R92C_RXDW0_QOS
value|0x00800000
define|#
directive|define
name|R92C_RXDW0_SHIFT_M
value|0x03000000
define|#
directive|define
name|R92C_RXDW0_SHIFT_S
value|24
define|#
directive|define
name|R92C_RXDW0_PHYST
value|0x04000000
define|#
directive|define
name|R92C_RXDW0_SWDEC
value|0x08000000
define|#
directive|define
name|R92C_RXDW0_LS
value|0x10000000
define|#
directive|define
name|R92C_RXDW0_FS
value|0x20000000
define|#
directive|define
name|R92C_RXDW0_EOR
value|0x40000000
define|#
directive|define
name|R92C_RXDW0_OWN
value|0x80000000
name|uint32_t
name|rxdw1
decl_stmt|;
define|#
directive|define
name|R92C_RXDW1_MACID_M
value|0x0000001f
define|#
directive|define
name|R92C_RXDW1_MACID_S
value|0
define|#
directive|define
name|R92C_RXDW1_AMSDU
value|0x00002000
define|#
directive|define
name|R92C_RXDW1_AMPDU_MORE
value|0x00004000
define|#
directive|define
name|R92C_RXDW1_AMPDU
value|0x00008000
define|#
directive|define
name|R92C_RXDW1_MC
value|0x40000000
define|#
directive|define
name|R92C_RXDW1_BC
value|0x80000000
name|uint32_t
name|rxdw2
decl_stmt|;
name|uint32_t
name|rxdw3
decl_stmt|;
define|#
directive|define
name|R92C_RXDW3_RATE_M
value|0x0000003f
define|#
directive|define
name|R92C_RXDW3_RATE_S
value|0
define|#
directive|define
name|R92C_RXDW3_HT
value|0x00000040
define|#
directive|define
name|R92C_RXDW3_SPLCP
value|0x00000100
define|#
directive|define
name|R92C_RXDW3_HT40
value|0x00000200
define|#
directive|define
name|R92C_RXDW3_HTC
value|0x00000400
define|#
directive|define
name|R92C_RXDW3_BSSID_FIT_M
value|0x00003000
define|#
directive|define
name|R92C_RXDW3_BSSID_FIT_S
value|12
name|uint32_t
name|rxdw4
decl_stmt|;
name|uint32_t
name|tsf_low
decl_stmt|;
block|}
name|__packed
name|__attribute__
argument_list|(
operator|(
name|aligned
argument_list|(
literal|4
argument_list|)
operator|)
argument_list|)
struct|;
end_struct

begin_comment
comment|/* Rx PHY CCK descriptor. */
end_comment

begin_struct
struct|struct
name|r92c_rx_cck
block|{
name|uint8_t
name|adc_pwdb
index|[
literal|4
index|]
decl_stmt|;
name|uint8_t
name|sq_rpt
decl_stmt|;
name|uint8_t
name|agc_rpt
decl_stmt|;
block|}
name|__packed
struct|;
end_struct

begin_comment
comment|/* Rx PHY descriptor. */
end_comment

begin_struct
struct|struct
name|r92c_rx_phystat
block|{
name|uint8_t
name|trsw_gain
index|[
literal|4
index|]
decl_stmt|;
name|uint8_t
name|pwdb_all
decl_stmt|;
name|uint8_t
name|cfosho
index|[
literal|4
index|]
decl_stmt|;
name|uint8_t
name|cfotail
index|[
literal|4
index|]
decl_stmt|;
name|uint8_t
name|rxevm
index|[
literal|2
index|]
decl_stmt|;
name|uint8_t
name|rxsnr
index|[
literal|4
index|]
decl_stmt|;
name|uint8_t
name|pdsnr
index|[
literal|2
index|]
decl_stmt|;
name|uint8_t
name|csi_current
index|[
literal|2
index|]
decl_stmt|;
name|uint8_t
name|csi_target
index|[
literal|2
index|]
decl_stmt|;
name|uint8_t
name|sigevm
decl_stmt|;
name|uint8_t
name|max_ex_pwr
decl_stmt|;
name|uint8_t
name|phy_byte28
decl_stmt|;
define|#
directive|define
name|R92C_PHY_BYTE28_ANTSEL
value|0x01
define|#
directive|define
name|R92C_PHY_BYTE28_ANTSEL_B
value|0x02
define|#
directive|define
name|R92C_PHY_BYTE28_ANT_TRAIN_EN
value|0x04
define|#
directive|define
name|R92C_PHY_BYTE28_IDLE_LONG
value|0x08
define|#
directive|define
name|R92C_PHY_BYTE28_RXSC_M
value|0x30
define|#
directive|define
name|R92C_PHY_BYTE28_RXSC_S
value|4
define|#
directive|define
name|R92C_PHY_BYTE28_SGI_EN
value|0x40
define|#
directive|define
name|R92C_PHY_BYTE28_EX_INTF_FLG
value|0x80
block|}
name|__packed
struct|;
end_struct

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* R92C_RX_DESC_H */
end_comment

end_unit

