
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.074979                       # Number of seconds simulated
sim_ticks                                 74979164000                       # Number of ticks simulated
final_tick                               36697930899000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98478                       # Simulator instruction rate (inst/s)
host_op_rate                                   148958                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73837787                       # Simulator tick rate (ticks/s)
host_mem_usage                                2287576                       # Number of bytes of host memory used
host_seconds                                  1015.46                       # Real time elapsed on the host
sim_insts                                   100000007                       # Number of instructions simulated
sim_ops                                     151260809                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        21504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        91136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               112832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21568                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          336                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1424                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1763                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       286800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      1215484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 1707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1504845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       286800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             287653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       286800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      1215484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                1707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1504845                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 74979155                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         13063028                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     13063028                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       609180                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      11884087                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         11611602                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      8079554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              116910185                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            13063028                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11611602                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              26718530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         2332306                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       33019204                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        22139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           7294401                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         33063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     69557830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.539507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.516719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45038853     64.75%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           196242      0.28%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           283533      0.41%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           321932      0.46%     65.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           291357      0.42%     66.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420027      0.60%     66.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1524630      2.19%     69.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9349904     13.44%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12131352     17.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     69557830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174222                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.559236                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         12864141                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      31023239                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          21917080                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2034972                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1718396                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      172348808                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        1718396                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         15261309                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        26761797                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          21540806                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4275520                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      169336952                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         21077                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24532                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       2306792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         3507                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    209762649                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     379777252                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    206972225                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    172805027                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     186809721                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         22952835                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          24147773                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     19160269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     11137314                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       426299                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2677164                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          163896131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         160632620                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       136319                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     12603287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     14607373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     69557830                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.309339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.558041                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31384129     45.12%     45.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7165475     10.30%     55.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1397752      2.01%     57.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2844024      4.09%     61.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8066780     11.60%     73.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7325727     10.53%     83.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      6915639      9.94%     93.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3916452      5.63%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       541852      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     69557830                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           34935     72.71%     72.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           769      1.60%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           4932     10.27%     84.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7410     15.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       439643      0.27%      0.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     108468284     67.53%     67.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     67.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     22246423     13.85%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     18936146     11.79%     93.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     10542124      6.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      160632620                       # Type of FU issued
system.switch_cpus.iq.rate                   2.142364                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               48046                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000299                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    289535670                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    120636257                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    108343318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    101471758                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     55867948                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     49707515                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      109500401                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        50740622                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       279363                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1333846                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2750                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4846                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       754870                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1718396                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        26517813                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          1046                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    163896131                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       801427                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      19160269                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     11137314                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           248                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4846                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       570046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        92142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       662188                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     158516330                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      18381763                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2116283                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             28852811                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         11776498                       # Number of branches executed
system.switch_cpus.iew.exec_stores           10471048                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.114139                       # Inst execution rate
system.switch_cpus.iew.wb_sent              158167897                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             158050833                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         124743623                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         179676952                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.107930                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.694266                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     12635360                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       609180                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     67839434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.229688                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.116636                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35935340     52.97%     52.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9977654     14.71%     67.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       969009      1.43%     69.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1692070      2.49%     71.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1000721      1.48%     73.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2207376      3.25%     76.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3354347      4.94%     81.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2520262      3.72%     84.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     10182655     15.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     67839434                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      151260802                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               28208855                       # Number of memory references committed
system.switch_cpus.commit.loads              17826415                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           11313686                       # Number of branches committed
system.switch_cpus.commit.fp_insts           49136206                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         129915074                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      10182655                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            221552941                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           329515078                       # The number of ROB writes
system.switch_cpus.timesIdled                     251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 5421325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151260802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.749792                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.749792                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.333704                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.333704                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        226513890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       157067740                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          73626506                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         38976188                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        52601799                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        541.147934                       # Cycle average of tags in use
system.l2.total_refs                               29                       # Total number of references to valid blocks.
system.l2.sampled_refs                            940                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.030851                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            80.960618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     312.009927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     145.177389                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002471                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.004430                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.016515                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data           28                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      28                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              394                       # number of Writeback hits
system.l2.Writeback_hits::total                   394                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data            40                       # number of demand (read+write) hits
system.l2.demand_hits::total                       40                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data           40                       # number of overall hits
system.l2.overall_hits::total                      40                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          336                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          222                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   561                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1202                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          336                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1424                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1763                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          336                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1424                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                  1763                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   7527216500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   4973502500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12500719000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  26927228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26927228000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   7527216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  31900730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39427947000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   7527216500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  31900730500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39427947000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 589                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          394                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               394                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         1214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1214                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1803                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1803                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.888000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.952462                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.990115                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990115                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.972678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977815                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.972678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977815                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22402430.059524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22403164.414414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22282921.568627                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402019.966722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22402019.966722                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22402430.059524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402198.384831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22364121.951220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22402430.059524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402198.384831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22364121.951220                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          336                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              558                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1202                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1760                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   7523184500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   4970838500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12494023000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  26912804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26912804000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   7523184500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  31883642500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39406827000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   7523184500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  31883642500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39406827000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.888000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.990115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990115                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.972678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.972678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976151                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390430.059524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22391164.414414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390722.222222                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390019.966722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390019.966722                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390430.059524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390198.384831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390242.613636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390430.059524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390198.384831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390242.613636                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      2                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             2                       # number of float instructions
system.cpu.num_int_register_reads                  12                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 11                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   2                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                313.009874                       # Cycle average of tags in use
system.cpu.icache.total_refs                  7293930                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    337                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               21643.709199                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   312.009874                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.609394                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.611347                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      7293923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7293930                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      7293923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7293930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      7293923                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::total         7293930                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           478                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          477                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total           478                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  10561310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10561310000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  10561310000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10561310000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  10561310000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10561310000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      7294400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7294408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      7294400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7294408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      7294400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7294408                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.125000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.125000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22141111.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22094790.794979                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22141111.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22094790.794979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22141111.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22094790.794979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        22362                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22192                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs        22362                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22192                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7527890000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7527890000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7527890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7527890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7527890000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7527890000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22404434.523810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22404434.523810                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22404434.523810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22404434.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22404434.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22404434.523810                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    442                       # number of replacements
system.cpu.dcache.tagsinuse                583.990110                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28481544                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1466                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               19428.065484                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           36691501419000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   581.990110                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       2.000000                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.568350                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.001953                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.570303                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     18100319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18100319                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     10381225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10381225                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     28481544                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28481544                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     28481544                       # number of overall hits
system.cpu.dcache.overall_hits::total        28481544                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data          846                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           848                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         1214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1214                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         2060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         2060                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total          2062                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  18239642000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18239642000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  27201618000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27201618000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  45441260000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45441260000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  45441260000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45441260000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     18101165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18101167                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10382439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10382439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     28483604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28483606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     28483604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28483606                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21559860.520095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21509011.792453                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22406604.612850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22406604.612850                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22058864.077670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22037468.477207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22058864.077670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22037468.477207                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22391                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs  7463.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          394                       # number of writebacks
system.cpu.dcache.writebacks::total               394                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          596                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          596                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data          596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data          596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          596                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         1214                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1214                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1464                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   5600090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5600090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  27197976000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27197976000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  32798066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32798066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  32798066000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32798066000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data     22400360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total     22400360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22403604.612850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22403604.612850                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22403050.546448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22403050.546448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22403050.546448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22403050.546448                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
