$date
	Mon Nov 22 13:49:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " hard_write $end
$var wire 32 # num1 [31:0] $end
$var wire 32 $ num2 [31:0] $end
$var wire 1 % rst $end
$var wire 32 & x9 [31:0] $end
$var wire 32 ' x8 [31:0] $end
$var wire 32 ( x7 [31:0] $end
$var wire 32 ) x6 [31:0] $end
$var wire 32 * x5 [31:0] $end
$var wire 32 + x4 [31:0] $end
$var wire 32 , x31 [31:0] $end
$var wire 32 - x30 [31:0] $end
$var wire 32 . x3 [31:0] $end
$var wire 32 / x29 [31:0] $end
$var wire 32 0 x28 [31:0] $end
$var wire 32 1 x27 [31:0] $end
$var wire 32 2 x26 [31:0] $end
$var wire 32 3 x25 [31:0] $end
$var wire 32 4 x24 [31:0] $end
$var wire 32 5 x23 [31:0] $end
$var wire 32 6 x22 [31:0] $end
$var wire 32 7 x21 [31:0] $end
$var wire 32 8 x20 [31:0] $end
$var wire 32 9 x2 [31:0] $end
$var wire 32 : x19 [31:0] $end
$var wire 32 ; x18 [31:0] $end
$var wire 32 < x17 [31:0] $end
$var wire 32 = x16 [31:0] $end
$var wire 32 > x15 [31:0] $end
$var wire 32 ? x14 [31:0] $end
$var wire 32 @ x13 [31:0] $end
$var wire 32 A x12 [31:0] $end
$var wire 32 B x11 [31:0] $end
$var wire 32 C x10 [31:0] $end
$var wire 32 D x1 [31:0] $end
$var wire 32 E x0 [31:0] $end
$var wire 1 F wr_enM $end
$var wire 1 G wr_enE $end
$var wire 1 H wr_en $end
$var wire 2 I wb_selW [1:0] $end
$var wire 2 J wb_selM [1:0] $end
$var wire 2 K wb_selE [1:0] $end
$var wire 2 L wb_sel [1:0] $end
$var wire 1 M unsign $end
$var wire 1 N sel_BE $end
$var wire 1 O sel_B $end
$var wire 1 P sel_AE $end
$var wire 1 Q sel_A $end
$var wire 32 R rs2_E [31:0] $end
$var wire 32 S rs1_E [31:0] $end
$var wire 32 T result [31:0] $end
$var wire 1 U reg_wrW $end
$var wire 1 V reg_wrM $end
$var wire 1 W reg_wrE $end
$var wire 1 X reg_wr $end
$var wire 32 Y rdata2 [31:0] $end
$var wire 32 Z rdata1 [31:0] $end
$var wire 32 [ rdata [31:0] $end
$var wire 1 \ rd_enM $end
$var wire 1 ] rd_enE $end
$var wire 1 ^ rd_en $end
$var wire 32 _ mux_out_B [31:0] $end
$var wire 32 ` mux_out_A [31:0] $end
$var wire 3 a br_typeE [2:0] $end
$var wire 3 b br_type [2:0] $end
$var wire 1 c br_taken $end
$var wire 4 d alu_opE [3:0] $end
$var wire 4 e alu_op [3:0] $end
$var wire 32 f WD_M [31:0] $end
$var wire 1 g StallF $end
$var wire 1 h StallD $end
$var wire 32 i RD_W [31:0] $end
$var wire 32 j PC_W [31:0] $end
$var wire 32 k PC_M [31:0] $end
$var wire 32 l PC_E [31:0] $end
$var wire 32 m PC_D [31:0] $end
$var wire 32 n PC [31:0] $end
$var wire 32 o Instruction_W [31:0] $end
$var wire 32 p Instruction_M [31:0] $end
$var wire 32 q Instruction_E [31:0] $end
$var wire 32 r Instruction_D [31:0] $end
$var wire 32 s Instruction [31:0] $end
$var wire 32 t Immediate_Value_E [31:0] $end
$var wire 32 u Immediate_Value [31:0] $end
$var wire 2 v For_B [1:0] $end
$var wire 2 w For_A [1:0] $end
$var wire 1 x FlushE $end
$var wire 1 y FlushD $end
$var wire 32 z ALU_out_W [31:0] $end
$var wire 32 { ALU_out_M [31:0] $end
$var wire 32 | ALU_out [31:0] $end
$var reg 32 } A [31:0] $end
$var reg 32 ~ B [31:0] $end
$var reg 32 !" wdata [31:0] $end
$scope module al $end
$var wire 32 "" A [31:0] $end
$var wire 32 #" B [31:0] $end
$var wire 4 $" alu_op [3:0] $end
$var reg 32 %" ALU_out [31:0] $end
$upscope $end
$scope module bcond $end
$var wire 3 &" br_type [2:0] $end
$var wire 32 '" B [31:0] $end
$var wire 32 (" A [31:0] $end
$var reg 1 c br_taken $end
$upscope $end
$scope module cont $end
$var wire 7 )" opcode [6:0] $end
$var wire 7 *" func7 [6:0] $end
$var wire 3 +" func3 [2:0] $end
$var wire 32 ," Instruction [31:0] $end
$var reg 4 -" alu_op [3:0] $end
$var reg 3 ." br_type [2:0] $end
$var reg 1 ^ rd_en $end
$var reg 1 X reg_wr $end
$var reg 1 Q sel_A $end
$var reg 1 O sel_B $end
$var reg 1 M unsign $end
$var reg 2 /" wb_sel [1:0] $end
$var reg 1 H wr_en $end
$upscope $end
$scope module dmem $end
$var wire 1 ! clk $end
$var wire 1 " hard_write $end
$var wire 32 0" num1 [31:0] $end
$var wire 32 1" num2 [31:0] $end
$var wire 1 % rst $end
$var wire 1 F wr_en $end
$var wire 32 2" wdata [31:0] $end
$var wire 1 \ rd_en $end
$var wire 32 3" addr [31:0] $end
$var reg 32 4" rdata [31:0] $end
$var reg 32 5" result [31:0] $end
$var integer 32 6" i [31:0] $end
$upscope $end
$scope module hazard $end
$var wire 1 c br_taken $end
$var wire 2 7" wb_selE [1:0] $end
$var wire 5 8" rs2_E [4:0] $end
$var wire 5 9" rs2_D [4:0] $end
$var wire 5 :" rs1_E [4:0] $end
$var wire 5 ;" rs1_D [4:0] $end
$var wire 1 U reg_wrW $end
$var wire 1 V reg_wrM $end
$var wire 5 <" rd_W [4:0] $end
$var wire 5 =" rd_M [4:0] $end
$var wire 5 >" rd_E [4:0] $end
$var wire 32 ?" Instruction_W [31:0] $end
$var wire 32 @" Instruction_M [31:0] $end
$var wire 32 A" Instruction_E [31:0] $end
$var wire 32 B" Instruction_D [31:0] $end
$var reg 1 y FlushD $end
$var reg 1 x FlushE $end
$var reg 2 C" For_A [1:0] $end
$var reg 2 D" For_B [1:0] $end
$var reg 1 h StallD $end
$var reg 1 g StallF $end
$upscope $end
$scope module ig $end
$var wire 1 M unsign $end
$var wire 7 E" opcode [6:0] $end
$var wire 32 F" Instruction [31:0] $end
$var reg 32 G" Immediate_Value [31:0] $end
$upscope $end
$scope module im $end
$var wire 32 H" Address [31:0] $end
$var reg 32 I" Instruction [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 32 J" c [31:0] $end
$var wire 2 K" sel [1:0] $end
$var wire 32 L" b [31:0] $end
$var wire 32 M" a [31:0] $end
$var reg 32 N" out [31:0] $end
$upscope $end
$scope module m2 $end
$var wire 32 O" c [31:0] $end
$var wire 2 P" sel [1:0] $end
$var wire 32 Q" b [31:0] $end
$var wire 32 R" a [31:0] $end
$var reg 32 S" out [31:0] $end
$upscope $end
$scope module pc $end
$var wire 32 T" ALU_out [31:0] $end
$var wire 1 g StallF $end
$var wire 1 c br_taken $end
$var wire 1 ! clk $end
$var wire 1 " hard_write $end
$var wire 1 % rst $end
$var reg 32 U" PC [31:0] $end
$upscope $end
$scope module pipeline_decode $end
$var wire 1 y FlushD $end
$var wire 32 V" Instruction [31:0] $end
$var wire 32 W" PC [31:0] $end
$var wire 1 h StallD $end
$var wire 1 ! clk $end
$var wire 1 % rst $end
$var reg 32 X" Instruction_D [31:0] $end
$var reg 32 Y" PC_D [31:0] $end
$upscope $end
$scope module pipeline_execute $end
$var wire 1 x FlushE $end
$var wire 32 Z" Immediate_Value [31:0] $end
$var wire 32 [" Instruction_D [31:0] $end
$var wire 32 \" PC_D [31:0] $end
$var wire 4 ]" alu_op [3:0] $end
$var wire 3 ^" br_type [2:0] $end
$var wire 1 ! clk $end
$var wire 1 ^ rd_en $end
$var wire 1 X reg_wr $end
$var wire 1 % rst $end
$var wire 1 Q sel_A $end
$var wire 1 O sel_B $end
$var wire 2 _" wb_sel [1:0] $end
$var wire 1 H wr_en $end
$var wire 32 `" rdata2 [31:0] $end
$var wire 32 a" rdata1 [31:0] $end
$var reg 32 b" Immediate_Value_E [31:0] $end
$var reg 32 c" Instruction_E [31:0] $end
$var reg 32 d" PC_E [31:0] $end
$var reg 4 e" alu_opE [3:0] $end
$var reg 3 f" br_typeE [2:0] $end
$var reg 1 ] rd_enE $end
$var reg 1 W reg_wrE $end
$var reg 32 g" rs1_E [31:0] $end
$var reg 32 h" rs2_E [31:0] $end
$var reg 1 P sel_AE $end
$var reg 1 N sel_BE $end
$var reg 2 i" wb_selE [1:0] $end
$var reg 1 G wr_enE $end
$upscope $end
$scope module pipeline_memory $end
$var wire 32 j" ALU_out_E [31:0] $end
$var wire 32 k" Instruction_E [31:0] $end
$var wire 32 l" PC_E [31:0] $end
$var wire 32 m" WD_E [31:0] $end
$var wire 1 ! clk $end
$var wire 1 ] rd_enE $end
$var wire 1 W reg_wrE $end
$var wire 1 % rst $end
$var wire 2 n" wb_selE [1:0] $end
$var wire 1 G wr_enE $end
$var reg 32 o" ALU_out_M [31:0] $end
$var reg 32 p" Instruction_M [31:0] $end
$var reg 32 q" PC_M [31:0] $end
$var reg 32 r" WD_M [31:0] $end
$var reg 1 \ rd_enM $end
$var reg 1 V reg_wrM $end
$var reg 2 s" wb_selM [1:0] $end
$var reg 1 F wr_enM $end
$upscope $end
$scope module pipeline_writeback $end
$var wire 32 t" ALU_out_M [31:0] $end
$var wire 32 u" Instruction_M [31:0] $end
$var wire 32 v" PC_M [31:0] $end
$var wire 32 w" RD_M [31:0] $end
$var wire 1 ! clk $end
$var wire 1 V reg_wrM $end
$var wire 1 % rst $end
$var wire 2 x" wb_selM [1:0] $end
$var reg 32 y" ALU_out_W [31:0] $end
$var reg 32 z" Instruction_W [31:0] $end
$var reg 32 {" PC_W [31:0] $end
$var reg 32 |" RD_W [31:0] $end
$var reg 1 U reg_wrW $end
$var reg 2 }" wb_selW [1:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 ~" raddr1 [4:0] $end
$var wire 5 !# raddr2 [4:0] $end
$var wire 1 U reg_wr $end
$var wire 1 % rst $end
$var wire 5 "# waddr [4:0] $end
$var wire 32 ## wdata [31:0] $end
$var reg 32 $# rdata1 [31:0] $end
$var reg 32 %# rdata2 [31:0] $end
$var reg 32 &# x0 [31:0] $end
$var reg 32 '# x1 [31:0] $end
$var reg 32 (# x10 [31:0] $end
$var reg 32 )# x11 [31:0] $end
$var reg 32 *# x12 [31:0] $end
$var reg 32 +# x13 [31:0] $end
$var reg 32 ,# x14 [31:0] $end
$var reg 32 -# x15 [31:0] $end
$var reg 32 .# x16 [31:0] $end
$var reg 32 /# x17 [31:0] $end
$var reg 32 0# x18 [31:0] $end
$var reg 32 1# x19 [31:0] $end
$var reg 32 2# x2 [31:0] $end
$var reg 32 3# x20 [31:0] $end
$var reg 32 4# x21 [31:0] $end
$var reg 32 5# x22 [31:0] $end
$var reg 32 6# x23 [31:0] $end
$var reg 32 7# x24 [31:0] $end
$var reg 32 8# x25 [31:0] $end
$var reg 32 9# x26 [31:0] $end
$var reg 32 :# x27 [31:0] $end
$var reg 32 ;# x28 [31:0] $end
$var reg 32 <# x29 [31:0] $end
$var reg 32 =# x3 [31:0] $end
$var reg 32 ># x30 [31:0] $end
$var reg 32 ?# x31 [31:0] $end
$var reg 32 @# x4 [31:0] $end
$var reg 32 A# x5 [31:0] $end
$var reg 32 B# x6 [31:0] $end
$var reg 32 C# x7 [31:0] $end
$var reg 32 D# x8 [31:0] $end
$var reg 32 E# x9 [31:0] $end
$var integer 32 F# i [31:0] $end
$upscope $end
$upscope $end
$scope module top $end
$scope module al $end
$upscope $end
$scope module bcond $end
$upscope $end
$scope module cont $end
$upscope $end
$scope module dmem $end
$upscope $end
$scope module hazard $end
$upscope $end
$scope module ig $end
$upscope $end
$scope module im $end
$upscope $end
$scope module m1 $end
$upscope $end
$scope module m2 $end
$upscope $end
$scope module pc $end
$upscope $end
$scope module pipeline_decode $end
$upscope $end
$scope module pipeline_execute $end
$upscope $end
$scope module pipeline_memory $end
$upscope $end
$scope module pipeline_writeback $end
$upscope $end
$scope module rf $end
$upscope $end
$upscope $end
$scope module top $end
$scope module al $end
$upscope $end
$scope module bcond $end
$upscope $end
$scope module cont $end
$upscope $end
$scope module dmem $end
$upscope $end
$scope module hazard $end
$upscope $end
$scope module ig $end
$upscope $end
$scope module im $end
$upscope $end
$scope module m1 $end
$upscope $end
$scope module m2 $end
$upscope $end
$scope module pc $end
$upscope $end
$scope module pipeline_decode $end
$upscope $end
$scope module pipeline_execute $end
$upscope $end
$scope module pipeline_memory $end
$upscope $end
$scope module pipeline_writeback $end
$upscope $end
$scope module rf $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
b0 n"
bx m"
bx l"
bx k"
bx j"
b0 i"
bx h"
bx g"
b111 f"
b0 e"
bx d"
bx c"
b0 b"
bx a"
bx `"
b0 _"
b111 ^"
b0 ]"
bx \"
bx ["
b0 Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
b0 P"
bx O"
bx N"
bx M"
bx L"
b0 K"
bx J"
bx I"
bx H"
b0 G"
bx F"
bx E"
b0 D"
b0 C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bz 1"
bz 0"
b0 /"
b111 ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
b111 &"
bx %"
b0 $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
0y
0x
b0 w
b0 v
b0 u
b0 t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
0h
0g
bx f
b0 e
b0 d
0c
b111 b
b111 a
bx `
bx _
0^
0]
x\
bx [
bx Z
bx Y
0X
0W
xV
xU
bx T
bx S
bx R
0Q
0P
0O
0N
0M
b0 L
b0 K
bx J
bx I
0H
0G
xF
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
1%
bz $
bz #
z"
1!
$end
#5000
b0 ,
b0 ?#
b0 -
b0 >#
b0 /
b0 <#
b0 0
b0 ;#
b0 1
b0 :#
b0 2
b0 9#
b0 3
b0 8#
b0 4
b0 7#
b0 5
b0 6#
b0 6
b0 5#
b0 7
b0 4#
b0 8
b0 3#
b0 :
b0 1#
b0 ;
b0 0#
b0 <
b0 /#
b0 =
b0 .#
b0 >
b0 -#
b0 ?
b0 ,#
b0 @
b0 +#
b0 A
b0 *#
b0 B
b0 )#
b0 C
b0 (#
b0 &
b0 E#
b0 '
b0 D#
b0 (
b0 C#
b0 )
b0 B#
b0 *
b0 A#
b0 +
b0 @#
b0 .
b0 =#
b0 9
b0 2#
b0 D
b0 '#
b0 E
b0 &#
b100000 F#
0!
#10000
0%
b0 |
b0 %"
b0 T"
b0 j"
b0 ~
b0 #"
b0 }
b0 ""
b0 Y
b0 `"
b0 %#
b0 Z
b0 a"
b0 $#
b101000000000010100010011 s
b101000000000010100010011 I"
b101000000000010100010011 V"
b100 !"
b100 J"
b100 O"
b100 ##
b0 <"
b0 "#
b0 ="
b0 >"
b0 8"
b0 :"
b0 _
b0 '"
b0 S"
b0 m"
b0 `
b0 ("
b0 N"
b0 E"
b0 9"
b0 ;"
b0 +"
b0 *"
b0 )"
b0 !#
b0 ~"
b0 n
b0 H"
b0 U"
b0 W"
0U
b0 I
b0 }"
b0 o
b0 ?"
b0 z"
b0 i
b0 |"
b0 z
b0 y"
b0 j
b0 {"
0V
b0 J
b0 s"
b0 x"
0\
0F
b0 p
b0 @"
b0 p"
b0 u"
b0 f
b0 2"
b0 r"
b0 {
b0 3"
b0 L"
b0 Q"
b0 o"
b0 t"
b0 k
b0 q"
b0 v"
b0 q
b0 A"
b0 c"
b0 k"
b0 R
b0 R"
b0 h"
b0 S
b0 M"
b0 g"
b0 l
b0 d"
b0 l"
b0 r
b0 ,"
b0 B"
b0 F"
b0 X"
b0 ["
b0 m
b0 Y"
b0 \"
b100000000 6"
1!
#15000
0!
#20000
b1010 u
b1010 G"
b1010 Z"
b110000000000010110010011 s
b110000000000010110010011 I"
b110000000000010110010011 V"
b1 L
b1 /"
b1 _"
1^
1O
1X
b10011 E"
b1010 9"
b10011 )"
b1010 !#
b101000000000010100010011 r
b101000000000010100010011 ,"
b101000000000010100010011 B"
b101000000000010100010011 F"
b101000000000010100010011 X"
b101000000000010100010011 ["
bx i
bx |"
b100 n
b100 H"
b100 U"
b100 W"
b0 T
b0 5"
1!
#25000
0!
#30000
b1010 |
b1010 %"
b1010 T"
b1010 j"
b111100000000011000010011 s
b111100000000011000010011 I"
b111100000000011000010011 V"
b1010 ~
b1010 #"
b1100 u
b1100 G"
b1100 Z"
b1010 >"
b1010 8"
b1100 9"
b1100 !#
b1000 n
b1000 H"
b1000 U"
b1000 W"
1W
1N
1]
b1 K
b1 7"
b1 i"
b1 n"
b101000000000010100010011 q
b101000000000010100010011 A"
b101000000000010100010011 c"
b101000000000010100010011 k"
b1010 t
b1010 b"
b110000000000010110010011 r
b110000000000010110010011 ,"
b110000000000010110010011 B"
b110000000000010110010011 F"
b110000000000010110010011 X"
b110000000000010110010011 ["
b100 m
b100 Y"
b100 \"
1!
#35000
0!
#40000
b1100 |
b1100 %"
b1100 T"
b1100 j"
b1111 u
b1111 G"
b1111 Z"
b1100 ~
b1100 #"
b0 [
b0 4"
b0 w"
b1010000000000011010010011 s
b1010000000000011010010011 I"
b1010000000000011010010011 V"
b0 _
b0 '"
b0 S"
b0 m"
b1111 9"
b1111 !#
b1011 >"
b1100 8"
b0 v
b0 D"
b0 P"
b1010 ="
b111100000000011000010011 r
b111100000000011000010011 ,"
b111100000000011000010011 B"
b111100000000011000010011 F"
b111100000000011000010011 X"
b111100000000011000010011 ["
b1000 m
b1000 Y"
b1000 \"
b110000000000010110010011 q
b110000000000010110010011 A"
b110000000000010110010011 c"
b110000000000010110010011 k"
b1100 t
b1100 b"
b100 l
b100 d"
b100 l"
1V
b1 J
b1 s"
b1 x"
1\
b101000000000010100010011 p
b101000000000010100010011 @"
b101000000000010100010011 p"
b101000000000010100010011 u"
b1010 {
b1010 3"
b1010 L"
b1010 Q"
b1010 o"
b1010 t"
b1100 n
b1100 H"
b1100 U"
b1100 W"
1!
#45000
0!
#50000
b1111 |
b1111 %"
b1111 T"
b1111 j"
b1100000000000011100010011 s
b1100000000000011100010011 I"
b1100000000000011100010011 V"
b1010 !"
b1010 J"
b1010 O"
b1010 ##
b1111 ~
b1111 #"
b10100 u
b10100 G"
b10100 Z"
b1010 <"
b1010 "#
b1011 ="
b1100 >"
b1111 8"
b10100 9"
b10100 !#
b10000 n
b10000 H"
b10000 U"
b10000 W"
1U
b1 I
b1 }"
b101000000000010100010011 o
b101000000000010100010011 ?"
b101000000000010100010011 z"
b0 i
b0 |"
b1010 z
b1010 y"
b110000000000010110010011 p
b110000000000010110010011 @"
b110000000000010110010011 p"
b110000000000010110010011 u"
b1100 {
b1100 3"
b1100 L"
b1100 Q"
b1100 o"
b1100 t"
b100 k
b100 q"
b100 v"
b111100000000011000010011 q
b111100000000011000010011 A"
b111100000000011000010011 c"
b111100000000011000010011 k"
b1111 t
b1111 b"
b1000 l
b1000 d"
b1000 l"
b1010000000000011010010011 r
b1010000000000011010010011 ,"
b1010000000000011010010011 B"
b1010000000000011010010011 F"
b1010000000000011010010011 X"
b1010000000000011010010011 ["
b1100 m
b1100 Y"
b1100 \"
1!
#55000
b1010 C
b1010 (#
0!
#60000
b10100 |
b10100 %"
b10100 T"
b10100 j"
b11000 u
b11000 G"
b11000 Z"
b10100 ~
b10100 #"
b1100 !"
b1100 J"
b1100 O"
b1100 ##
b110101010000011110110011 s
b110101010000011110110011 I"
b110101010000011110110011 V"
b11000 9"
b11000 !#
b1101 >"
b10100 8"
b1100 ="
b1011 <"
b1011 "#
b1100000000000011100010011 r
b1100000000000011100010011 ,"
b1100000000000011100010011 B"
b1100000000000011100010011 F"
b1100000000000011100010011 X"
b1100000000000011100010011 ["
b10000 m
b10000 Y"
b10000 \"
b1010000000000011010010011 q
b1010000000000011010010011 A"
b1010000000000011010010011 c"
b1010000000000011010010011 k"
b10100 t
b10100 b"
b1100 l
b1100 d"
b1100 l"
b111100000000011000010011 p
b111100000000011000010011 @"
b111100000000011000010011 p"
b111100000000011000010011 u"
b1111 {
b1111 3"
b1111 L"
b1111 Q"
b1111 o"
b1111 t"
b1000 k
b1000 q"
b1000 v"
b110000000000010110010011 o
b110000000000010110010011 ?"
b110000000000010110010011 z"
b1100 z
b1100 y"
b100 j
b100 {"
b10100 n
b10100 H"
b10100 U"
b10100 W"
1!
#65000
b1100 B
b1100 )#
0!
#70000
b11000 |
b11000 %"
b11000 T"
b11000 j"
b1010 Z
b1010 a"
b1010 $#
b111101110000100000110011 s
b111101110000100000110011 I"
b111101110000100000110011 V"
b1111 !"
b1111 J"
b1111 O"
b1111 ##
b11000 ~
b11000 #"
b0 u
b0 G"
b0 Z"
b1 L
b1 /"
b1 _"
1^
0O
1X
b1100 <"
b1100 "#
b1101 ="
b1110 >"
b11000 8"
b110011 E"
b1101 9"
b1010 ;"
b110011 )"
b1101 !#
b1010 ~"
b11000 n
b11000 H"
b11000 U"
b11000 W"
b111100000000011000010011 o
b111100000000011000010011 ?"
b111100000000011000010011 z"
b1111 z
b1111 y"
b1000 j
b1000 {"
b1010000000000011010010011 p
b1010000000000011010010011 @"
b1010000000000011010010011 p"
b1010000000000011010010011 u"
b10100 {
b10100 3"
b10100 L"
b10100 Q"
b10100 o"
b10100 t"
b1100 k
b1100 q"
b1100 v"
b1100000000000011100010011 q
b1100000000000011100010011 A"
b1100000000000011100010011 c"
b1100000000000011100010011 k"
b11000 t
b11000 b"
b10000 l
b10000 d"
b10000 l"
b110101010000011110110011 r
b110101010000011110110011 ,"
b110101010000011110110011 B"
b110101010000011110110011 F"
b110101010000011110110011 X"
b110101010000011110110011 ["
b10100 m
b10100 Y"
b10100 \"
1!
#75000
b1111 A
b1111 *#
0!
#80000
b11110 |
b11110 %"
b11110 T"
b11110 j"
b0 Z
b0 a"
b0 $#
b10100 ~
b10100 #"
b1010 }
b1010 ""
b10100 !"
b10100 J"
b10100 O"
b10100 ##
b101000000010011000100011 s
b101000000010011000100011 I"
b101000000010011000100011 V"
b10100 _
b10100 '"
b10100 S"
b10100 m"
b10 v
b10 D"
b10 P"
b1111 9"
b1110 ;"
b1111 !#
b1110 ~"
b1111 >"
b1101 8"
b1010 :"
b1110 ="
b1010 `
b1010 ("
b1010 N"
b1101 <"
b1101 "#
b111101110000100000110011 r
b111101110000100000110011 ,"
b111101110000100000110011 B"
b111101110000100000110011 F"
b111101110000100000110011 X"
b111101110000100000110011 ["
b11000 m
b11000 Y"
b11000 \"
0N
b110101010000011110110011 q
b110101010000011110110011 A"
b110101010000011110110011 c"
b110101010000011110110011 k"
b0 t
b0 b"
b1010 S
b1010 M"
b1010 g"
b10100 l
b10100 d"
b10100 l"
b1100000000000011100010011 p
b1100000000000011100010011 @"
b1100000000000011100010011 p"
b1100000000000011100010011 u"
b11000 {
b11000 3"
b11000 L"
b11000 Q"
b11000 o"
b11000 t"
b10000 k
b10000 q"
b10000 v"
b1010000000000011010010011 o
b1010000000000011010010011 ?"
b1010000000000011010010011 z"
b10100 z
b10100 y"
b1100 j
b1100 {"
b11100 n
b11100 H"
b11100 U"
b11100 W"
1!
#85000
b10100 @
b10100 +#
0!
#90000
b110110 |
b110110 %"
b110110 T"
b110110 j"
b11110 ~
b11110 #"
b11000 }
b11000 ""
b1100 u
b1100 G"
b1100 Z"
b1010 Y
b1010 `"
b1010 %#
b10011 s
b10011 I"
b10011 V"
b11000 !"
b11000 J"
b11000 O"
b11000 ##
b11110 _
b11110 '"
b11110 S"
b11110 m"
b10 w
b10 C"
b10 K"
b1 v
b1 D"
b1 P"
1H
1O
b10 L
b10 /"
b10 _"
0^
0X
b1110 <"
b1110 "#
b1111 ="
b10000 >"
b1111 8"
b1110 :"
b11000 `
b11000 ("
b11000 N"
b100011 E"
b1010 9"
b0 ;"
b10 +"
b100011 )"
b1010 !#
b0 ~"
b100000 n
b100000 H"
b100000 U"
b100000 W"
b1100000000000011100010011 o
b1100000000000011100010011 ?"
b1100000000000011100010011 z"
b11000 z
b11000 y"
b10000 j
b10000 {"
b110101010000011110110011 p
b110101010000011110110011 @"
b110101010000011110110011 p"
b110101010000011110110011 u"
b10100 f
b10100 2"
b10100 r"
b11110 {
b11110 3"
b11110 L"
b11110 Q"
b11110 o"
b11110 t"
b10100 k
b10100 q"
b10100 v"
b111101110000100000110011 q
b111101110000100000110011 A"
b111101110000100000110011 c"
b111101110000100000110011 k"
b0 S
b0 M"
b0 g"
b11000 l
b11000 d"
b11000 l"
b101000000010011000100011 r
b101000000010011000100011 ,"
b101000000010011000100011 B"
b101000000010011000100011 F"
b101000000010011000100011 X"
b101000000010011000100011 ["
b11100 m
b11100 Y"
b11100 \"
1!
#95000
b11000 ?
b11000 ,#
0!
#100000
b1100 |
b1100 %"
b1100 T"
b1100 j"
b0 }
b0 ""
b0 Y
b0 `"
b0 %#
b0 u
b0 G"
b0 Z"
b1100 ~
b1100 #"
b11110 !"
b11110 J"
b11110 O"
b11110 ##
1^
1X
b1 L
b1 /"
b1 _"
0H
1O
b0 `
b0 ("
b0 N"
b10011 E"
b0 9"
b0 +"
b10011 )"
b0 !#
b0 v
b0 D"
b0 P"
b0 w
b0 C"
b0 K"
b1100 >"
b1010 8"
b0 :"
b10000 ="
b1010 _
b1010 '"
b1010 S"
b1010 m"
b1111 <"
b1111 "#
b10011 r
b10011 ,"
b10011 B"
b10011 F"
b10011 X"
b10011 ["
b100000 m
b100000 Y"
b100000 \"
0W
1N
1G
0]
b10 K
b10 7"
b10 i"
b10 n"
b101000000010011000100011 q
b101000000010011000100011 A"
b101000000010011000100011 c"
b101000000010011000100011 k"
b1100 t
b1100 b"
b1010 R
b1010 R"
b1010 h"
b11100 l
b11100 d"
b11100 l"
b111101110000100000110011 p
b111101110000100000110011 @"
b111101110000100000110011 p"
b111101110000100000110011 u"
b11110 f
b11110 2"
b11110 r"
b110110 {
b110110 3"
b110110 L"
b110110 Q"
b110110 o"
b110110 t"
b11000 k
b11000 q"
b11000 v"
b110101010000011110110011 o
b110101010000011110110011 ?"
b110101010000011110110011 z"
b11110 z
b11110 y"
b10100 j
b10100 {"
b100100 n
b100100 H"
b100100 U"
b100100 W"
1!
#105000
b11110 >
b11110 -#
0!
#110000
b0 |
b0 %"
b0 T"
b0 j"
b110110 !"
b110110 J"
b110110 O"
b110110 ##
b0 ~
b0 #"
b10000 <"
b10000 "#
b1100 ="
b0 >"
b0 8"
b0 _
b0 '"
b0 S"
b0 m"
b101000 n
b101000 H"
b101000 U"
b101000 W"
b111101110000100000110011 o
b111101110000100000110011 ?"
b111101110000100000110011 z"
b110110 z
b110110 y"
b11000 j
b11000 {"
0V
b10 J
b10 s"
b10 x"
0\
1F
b101000000010011000100011 p
b101000000010011000100011 @"
b101000000010011000100011 p"
b101000000010011000100011 u"
b1010 f
b1010 2"
b1010 r"
b1100 {
b1100 3"
b1100 L"
b1100 Q"
b1100 o"
b1100 t"
b11100 k
b11100 q"
b11100 v"
1W
0G
1]
b1 K
b1 7"
b1 i"
b1 n"
b10011 q
b10011 A"
b10011 c"
b10011 k"
b0 t
b0 b"
b0 R
b0 R"
b0 h"
b100000 l
b100000 d"
b100000 l"
b100100 m
b100100 Y"
b100100 \"
1!
#115000
b110110 =
b110110 .#
0!
#120000
b0 !"
b0 J"
b0 O"
b0 ##
bz [
bz 4"
bz w"
b0 ="
b1100 <"
b1100 "#
b101000 m
b101000 Y"
b101000 \"
b100100 l
b100100 d"
b100100 l"
1V
b1 J
b1 s"
b1 x"
1\
0F
b10011 p
b10011 @"
b10011 p"
b10011 u"
b0 f
b0 2"
b0 r"
b0 {
b0 3"
b0 L"
b0 Q"
b0 o"
b0 t"
b100000 k
b100000 q"
b100000 v"
0U
b10 I
b10 }"
b101000000010011000100011 o
b101000000010011000100011 ?"
b101000000010011000100011 z"
b1100 z
b1100 y"
b11100 j
b11100 {"
b101100 n
b101100 H"
b101100 U"
b101100 W"
1!
#125000
0!
#130000
b0 <"
b0 "#
b110000 n
b110000 H"
b110000 U"
b110000 W"
1U
b1 I
b1 }"
b10011 o
b10011 ?"
b10011 z"
bz i
bz |"
b0 z
b0 y"
b100000 j
b100000 {"
b100100 k
b100100 q"
b100100 v"
b101000 l
b101000 d"
b101000 l"
b101100 m
b101100 Y"
b101100 \"
1!
#135000
0!
#140000
b110000000010100010000011 s
b110000000010100010000011 I"
b110000000010100010000011 V"
b110000 m
b110000 Y"
b110000 \"
b101100 l
b101100 d"
b101100 l"
b101000 k
b101000 q"
b101000 v"
b100100 j
b100100 {"
b110100 n
b110100 H"
b110100 U"
b110100 W"
1!
#145000
0!
#150000
b1111 Y
b1111 `"
b1111 %#
b1000100000000100100110011 s
b1000100000000100100110011 I"
b1000100000000100100110011 V"
b1100 u
b1100 G"
b1100 Z"
b10 L
b10 /"
b10 _"
1^
1O
1X
b11 E"
b1100 9"
b10 +"
b11 )"
b1100 !#
b111000 n
b111000 H"
b111000 U"
b111000 W"
b101000 j
b101000 {"
b101100 k
b101100 q"
b101100 v"
b110000 l
b110000 d"
b110000 l"
b110000000010100010000011 r
b110000000010100010000011 ,"
b110000000010100010000011 B"
b110000000010100010000011 F"
b110000000010100010000011 X"
b110000000010100010000011 ["
b110100 m
b110100 Y"
b110100 \"
1!
#155000
0!
#160000
b1100 |
b1100 %"
b1100 T"
b1100 j"
b0 Y
b0 `"
b0 %#
b0 u
b0 G"
b0 Z"
b1100 ~
b1100 #"
bx s
bx I"
bx V"
1x
1h
1g
b1 L
b1 /"
b1 _"
1^
0O
1X
b110011 E"
b10001 9"
b0 +"
b110011 )"
b10001 !#
b10001 >"
b1100 8"
b1111 _
b1111 '"
b1111 S"
b1111 m"
b1000100000000100100110011 r
b1000100000000100100110011 ,"
b1000100000000100100110011 B"
b1000100000000100100110011 F"
b1000100000000100100110011 X"
b1000100000000100100110011 ["
b111000 m
b111000 Y"
b111000 \"
b10 K
b10 7"
b10 i"
b10 n"
b110000000010100010000011 q
b110000000010100010000011 A"
b110000000010100010000011 c"
b110000000010100010000011 k"
b1100 t
b1100 b"
b1111 R
b1111 R"
b1111 h"
b110100 l
b110100 d"
b110100 l"
b110000 k
b110000 q"
b110000 v"
b101100 j
b101100 {"
b111100 n
b111100 H"
b111100 U"
b111100 W"
1!
#165000
0!
#170000
b0 |
b0 %"
b0 T"
b0 j"
b1010 [
b1010 4"
b1010 w"
b0 ~
b0 #"
b10001 ="
0x
0g
0h
b0 >"
b0 8"
b0 _
b0 '"
b0 S"
b0 m"
b110000 j
b110000 {"
b10 J
b10 s"
b10 x"
b110000000010100010000011 p
b110000000010100010000011 @"
b110000000010100010000011 p"
b110000000010100010000011 u"
b1111 f
b1111 2"
b1111 r"
b1100 {
b1100 3"
b1100 L"
b1100 Q"
b1100 o"
b1100 t"
b110100 k
b110100 q"
b110100 v"
0W
0N
0]
b0 K
b0 7"
b0 i"
b0 n"
b0 q
b0 A"
b0 c"
b0 k"
b0 t
b0 b"
b0 R
b0 R"
b0 h"
b0 l
b0 d"
b0 l"
1!
#175000
0!
#180000
b1010 |
b1010 %"
b1010 T"
b1010 j"
b1010 ~
b1010 #"
b1010 _
b1010 '"
b1010 S"
b1010 m"
bx Y
bx `"
bx %#
bx Z
bx a"
bx $#
b1010 !"
b1010 J"
b1010 O"
b1010 ##
b0 L
b0 /"
b0 _"
0^
0X
b10 v
b10 D"
b10 P"
bx E"
bx 9"
bx ;"
bx +"
bx *"
bx )"
bx !#
bx ~"
b10010 >"
b10001 8"
b0 ="
b10001 <"
b10001 "#
bx r
bx ,"
bx B"
bx F"
bx X"
bx ["
b111100 m
b111100 Y"
b111100 \"
1W
1]
b1 K
b1 7"
b1 i"
b1 n"
b1000100000000100100110011 q
b1000100000000100100110011 A"
b1000100000000100100110011 c"
b1000100000000100100110011 k"
b111000 l
b111000 d"
b111000 l"
0V
b0 J
b0 s"
b0 x"
0\
b0 p
b0 @"
b0 p"
b0 u"
b0 f
b0 2"
b0 r"
b0 {
b0 3"
b0 L"
b0 Q"
b0 o"
b0 t"
b0 k
b0 q"
b0 v"
b10 I
b10 }"
b110000000010100010000011 o
b110000000010100010000011 ?"
b110000000010100010000011 z"
b1010 i
b1010 |"
b1100 z
b1100 y"
b110100 j
b110100 {"
b1000000 n
b1000000 H"
b1000000 U"
b1000000 W"
1!
#185000
b1010 <
b1010 /#
0!
#190000
bx |
bx %"
bx T"
bx j"
bx ~
bx #"
bx }
bx ""
b100 !"
b100 J"
b100 O"
b100 ##
b0 [
b0 4"
b0 w"
bx _
bx '"
bx S"
bx m"
b0 <"
b0 "#
b10010 ="
b0 v
b0 D"
b0 P"
bx >"
bx 8"
bx :"
bx `
bx ("
bx N"
b1000100 n
b1000100 H"
b1000100 U"
b1000100 W"
0U
b0 I
b0 }"
b0 o
b0 ?"
b0 z"
b0 z
b0 y"
b0 j
b0 {"
1V
b1 J
b1 s"
b1 x"
1\
b1000100000000100100110011 p
b1000100000000100100110011 @"
b1000100000000100100110011 p"
b1000100000000100100110011 u"
b1010 f
b1010 2"
b1010 r"
b1010 {
b1010 3"
b1010 L"
b1010 Q"
b1010 o"
b1010 t"
b111000 k
b111000 q"
b111000 v"
0W
0]
b0 K
b0 7"
b0 i"
b0 n"
bx q
bx A"
bx c"
bx k"
bx R
bx R"
bx h"
bx S
bx M"
bx g"
b111100 l
b111100 d"
b111100 l"
b1000000 m
b1000000 Y"
b1000000 \"
1!
#195000
0!
#200000
b1010 !"
b1010 J"
b1010 O"
b1010 ##
bx ="
b10010 <"
b10010 "#
b1000100 m
b1000100 Y"
b1000100 \"
b1000000 l
b1000000 d"
b1000000 l"
0V
b0 J
b0 s"
b0 x"
0\
bx p
bx @"
bx p"
bx u"
bx f
bx 2"
bx r"
bx {
bx 3"
bx L"
bx Q"
bx o"
bx t"
b111100 k
b111100 q"
b111100 v"
1U
b1 I
b1 }"
b1000100000000100100110011 o
b1000100000000100100110011 ?"
b1000100000000100100110011 z"
b0 i
b0 |"
b1010 z
b1010 y"
b111000 j
b111000 {"
b1001000 n
b1001000 H"
b1001000 U"
b1001000 W"
1!
#205000
b1010 ;
b1010 0#
0!
#210000
b1000000 !"
b1000000 J"
b1000000 O"
b1000000 ##
bx <"
bx "#
b1001100 n
b1001100 H"
b1001100 U"
b1001100 W"
0U
b0 I
b0 }"
bx o
bx ?"
bx z"
bx z
bx y"
b111100 j
b111100 {"
b1000000 k
b1000000 q"
b1000000 v"
b1000100 l
b1000100 d"
b1000100 l"
b1001000 m
b1001000 Y"
b1001000 \"
1!
#215000
0!
#220000
b1000100 !"
b1000100 J"
b1000100 O"
b1000100 ##
b1001100 m
b1001100 Y"
b1001100 \"
b1001000 l
b1001000 d"
b1001000 l"
b1000100 k
b1000100 q"
b1000100 v"
b1000000 j
b1000000 {"
b1010000 n
b1010000 H"
b1010000 U"
b1010000 W"
1!
#220001
