// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include "rtl930x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

/ {
        compatible = "sodola,sl-swtgw2c8f", "realtek,rtl930x-soc";
        model = "Sodola SL-SWTGW2C8F";

	aliases {
		led-boot = &led_sys;
		led-failsafe = &led_sys;
		led-running = &led_sys;
		led-upgrade = &led_sys;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	i2c_master: i2c@1b00036c {
		compatible = "realtek,rtl9300-i2c";
		reg = <0x1b00036c 0x3c>;
		#address-cells = <1>;
		#size-cells = <0>;
		scl-pin = <8>;
		sda-pin = <9>;
		clock-frequency = <100000>;
	};

	i2c-mux {
		compatible = "realtek,i2c-mux-rtl9300";
		i2c-parent = <&i2c_master>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c0: i2c@0 {
			reg = <0>;
			scl-pin = <8>;
			sda-pin = <9>;
		};

		i2c1: i2c@1 {
			reg = <1>;
			scl-pin = <8>;
			sda-pin = <10>;
		};

		i2c2: i2c@2 {
			reg = <2>;
			scl-pin = <8>;
			sda-pin = <11>;
		};

		i2c3: i2c@3 {
			reg = <3>;
			scl-pin = <8>;
			sda-pin = <12>;
		};

		i2c4: i2c@4 {
			reg = <4>;
			scl-pin = <8>;
			sda-pin = <13>;
		};

		i2c5: i2c@5 {
			reg = <5>;
			scl-pin = <8>;
			sda-pin = <14>;
		};

		i2c6: i2c@6 {
			reg = <6>;
			scl-pin = <8>;
			sda-pin = <15>;
		};

		i2c7: i2c@7 {
			reg = <7>;
			scl-pin = <8>;
			sda-pin = <16>;
		};
	};

	keys {
		compatible = "gpio-keys";

		button-reset {
			label = "reset";
			gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_sys: led-0 {
			gpios = <&gpio0 23 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_STATUS;
		};
	};

	sfp0: sfp-p1 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c0>;
		los-gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 1 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 2 GPIO_ACTIVE_HIGH>;
	};

	sfp1: sfp-p2 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c1>;
		los-gpio = <&gpio1 3 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 4 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
	};

	sfp2: sfp-p3 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c2>;
		los-gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 7 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 8 GPIO_ACTIVE_HIGH>;
	};

	sfp3: sfp-p4 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c3>;
		los-gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 10 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 11 GPIO_ACTIVE_HIGH>;
	};

	sfp4: sfp-p5 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c4>;
		los-gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 13 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
	};

	sfp5: sfp-p6 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c5>;
		los-gpio = <&gpio1 21 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 22 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 23 GPIO_ACTIVE_HIGH>;
	};

	sfp6: sfp-p7 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c6>;
		los-gpio = <&gpio1 24 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 25 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 26 GPIO_ACTIVE_HIGH>;
	};

	sfp7: sfp-p8 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c7>;
		los-gpio = <&gpio1 27 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio1 28 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio1 29 GPIO_ACTIVE_HIGH>;
	};

};

&pinmux_ext_gpio_glb {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x0e0000>;
				read-only;
			};

			partition@0e0000 {
				label = "u-boot-env";
				reg = <0x0e0000 0x10000>;
			};

			partition@0f0000 {
				label = "u-boot-env2";
				reg = <0x0f0000 0x10000>;
			};

			partition@100000 {
				label = "jffs2 cfg";
				reg = <0x100000 0x100000>;
			};

			partition@200000 {
				label = "jffs2 log";
				reg = <0x200000 0x100000>;
			};

			partition@300000 {
				label = "runtime";
				reg = <0x300000 0x0c00000>;
				compatible = "denx,uimage";
			};
			partition@f00000 {
				label = "oeminfo";
				reg = <0xf00000 0x100000>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <0>;
			sds = <2>;
		};

		phy8: ethernet-phy@8 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <8>;
			sds = <3>;
		};

		phy16: ethernet-phy@10 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <16>;
			sds = <4>;
		};

		phy20: ethernet-phy@14 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <20>;
			sds = <5>;
		};

		phy24: ethernet-phy@18 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <24>;
			sds = <6>;
		};

		phy25: ethernet-phy@19 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <25>;
			sds = <7>;
		};

		phy26: ethernet-phy@1a {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <26>;
			sds = <8>;
		};

		phy27: ethernet-phy@1b {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <27>;
			sds = <9>;
		};
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			phy-handle = <&phy0>;
			phy-mode = "10gbase-r";
			sfp = <&sfp0>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@8 {
			reg = <8>;
			label = "lan2";
			phy-handle = <&phy8>;
			phy-mode = "10gbase-r";
			sfp = <&sfp1>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@10 {
			reg = <16>;
			label = "lan3";
			phy-handle = <&phy16>;
			phy-mode = "10gbase-r";
			sfp = <&sfp2>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@14 {
			reg = <20>;
			label = "lan4";
			phy-handle = <&phy20>;
			phy-mode = "10gbase-r";
			sfp = <&sfp3>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@18 {
			reg = <24>;
			label = "lan5";
			phy-handle = <&phy24>;
			phy-mode = "10gbase-r";
			sfp = <&sfp4>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@19 {
			reg = <25>;
			label = "lan6";
			phy-handle = <&phy25>;
			phy-mode = "10gbase-r";
			sfp = <&sfp5>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@1a {
			reg = <26>;
			label = "lan7";
			phy-handle = <&phy26>;
			phy-mode = "10gbase-r";
			sfp = <&sfp6>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@1b {
			reg = <27>;
			label = "lan8";
			phy-handle = <&phy27>;
			phy-mode = "10gbase-r";
			sfp = <&sfp7>;
			max-frame-size = <10000>;
			managed = "in-band-status";
		};

		port@1c {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			max-frame-size = <10000>;
			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};
	};
};
