
*** Running vivado
    with args -log TOP_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top TOP_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 967.668 ; gain = 235.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_wrapper' [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/synth/TOP.v:13]
INFO: [Synth 8-6157] synthesizing module 'TOP_LED_IO_0_0' [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/.Xil/Vivado-55460-DESKTOP-TDQ0LC4/realtime/TOP_LED_IO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_LED_IO_0_0' (1#1) [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/.Xil/Vivado-55460-DESKTOP-TDQ0LC4/realtime/TOP_LED_IO_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'LED_IO_0' of module 'TOP_LED_IO_0_0' has 32 connections declared, but only 17 given [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/synth/TOP.v:30]
INFO: [Synth 8-6157] synthesizing module 'TOP_clk_wiz_0_0' [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/.Xil/Vivado-55460-DESKTOP-TDQ0LC4/realtime/TOP_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TOP_clk_wiz_0_0' (2#1) [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/.Xil/Vivado-55460-DESKTOP-TDQ0LC4/realtime/TOP_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TOP_clktest_0_2' [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/.Xil/Vivado-55460-DESKTOP-TDQ0LC4/realtime/TOP_clktest_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_clktest_0_2' (3#1) [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/.Xil/Vivado-55460-DESKTOP-TDQ0LC4/realtime/TOP_clktest_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (4#1) [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/synth/TOP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TOP_wrapper' (5#1) [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.512 ; gain = 308.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.512 ; gain = 308.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1040.512 ; gain = 308.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_LED_IO_0_0/TOP_LED_IO_0_0/TOP_LED_IO_0_0_in_context.xdc] for cell 'TOP_i/LED_IO_0'
Finished Parsing XDC File [c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_LED_IO_0_0/TOP_LED_IO_0_0/TOP_LED_IO_0_0_in_context.xdc] for cell 'TOP_i/LED_IO_0'
Parsing XDC File [c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0_in_context.xdc] for cell 'TOP_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0_in_context.xdc] for cell 'TOP_i/clk_wiz_0'
Parsing XDC File [c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_clktest_0_2/TOP_clktest_0_2/TOP_clktest_0_2_in_context.xdc] for cell 'TOP_i/clktest_0'
Finished Parsing XDC File [c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_clktest_0_2/TOP_clktest_0_2/TOP_clktest_0_2_in_context.xdc] for cell 'TOP_i/clktest_0'
Parsing XDC File [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/constrs_1/imports/Desktop/NexysA7Con.xdc]
Finished Parsing XDC File [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/constrs_1/imports/Desktop/NexysA7Con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jason/Step4V1.1/Step4V1.1.srcs/constrs_1/imports/Desktop/NexysA7Con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1081.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1081.570 ; gain = 349.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1081.570 ; gain = 349.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Jason/Step4V1.1/Step4V1.1.srcs/sources_1/bd/TOP/ip/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for TOP_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/LED_IO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_i/clktest_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1081.570 ; gain = 349.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1081.570 ; gain = 349.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.570 ; gain = 349.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1106.980 ; gain = 375.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1106.980 ; gain = 375.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1116.520 ; gain = 384.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |TOP_LED_IO_0_0  |         1|
|2     |TOP_clk_wiz_0_0 |         1|
|3     |TOP_clktest_0_2 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |TOP_LED_IO_0_0  |     1|
|2     |TOP_clk_wiz_0_0 |     1|
|3     |TOP_clktest_0_2 |     1|
|4     |IBUF            |     1|
|5     |OBUF            |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
|2     |  TOP_i  |TOP    |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.320 ; gain = 400.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1132.320 ; gain = 359.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1132.320 ; gain = 400.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1147.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1147.305 ; gain = 703.563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1147.305 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Step4V1.1/Step4V1.1.runs/synth_1/TOP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_wrapper_utilization_synth.rpt -pb TOP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 02:31:41 2020...
