% load "renkon.rb"

module renkon_mem_feat(/*AUTOARG*/);
`include "renkon.vh"
  parameter WORDS = 2 ** FACCUM;

  /*AUTOINPUT*/
  input                     clk;
  input                     mem_we1;
  input                     mem_we2;
  input [FACCUM-1:0]        mem_addr1;
  input [FACCUM-1:0]        mem_addr2;
  input signed [DWIDTH-1:0] mem_wdata1;
  input signed [DWIDTH-1:0] mem_wdata2;

  /*AUTOOUTPUT*/
  output signed [DWIDTH-1:0] mem_rdata1;
  output signed [DWIDTH-1:0] mem_rdata2;

  /*AUTOWIRE*/

  /*AUTOREG*/
  reg signed [DWIDTH-1:0] mem [WORDS-1:0];
  reg [FACCUM-1:0]        r_addr1;
  reg [FACCUM-1:0]        r_addr2;

  always @(posedge clk)
  begin
    if(mem_we1)
      mem[mem_addr1] <= mem_wdata1;
    r_addr1 <= mem_addr1;
  end

  always @(posedge clk)
  begin
    //if(mem_we2)
    //  mem[mem_addr2] <= mem_wdata2;
    r_addr2 <= mem_addr2;
  end

  assign mem_rdata1 = mem[r_addr1];
  assign mem_rdata2 = mem[r_addr2];

endmodule
