#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c4e778ba20 .scope module, "adder_16bit" "adder_16bit" 2 34;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /OUTPUT 16 "sum"
    .port_info 3 /OUTPUT 1 "carry"
o0x7f1595dbde98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55c4e77d5c50_0 .net "a", 15 0, o0x7f1595dbde98;  0 drivers
o0x7f1595dbdec8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55c4e77d5d50_0 .net "b", 15 0, o0x7f1595dbdec8;  0 drivers
v0x55c4e77d5e30_0 .net "carry", 0 0, L_0x55c4e77e4740;  1 drivers
v0x55c4e77d5f20_0 .net "s", 2 0, L_0x55c4e77e2f10;  1 drivers
v0x55c4e77d5fe0_0 .net "sum", 15 0, L_0x55c4e77e51e0;  1 drivers
L_0x55c4e77dea80 .part o0x7f1595dbde98, 0, 4;
L_0x55c4e77deb20 .part o0x7f1595dbdec8, 0, 4;
L_0x55c4e77e0b40 .part o0x7f1595dbde98, 4, 4;
L_0x55c4e77e0c30 .part o0x7f1595dbdec8, 4, 4;
L_0x55c4e77e0d20 .part L_0x55c4e77e2f10, 0, 1;
L_0x55c4e77e2c50 .part o0x7f1595dbde98, 8, 4;
L_0x55c4e77e2d30 .part o0x7f1595dbdec8, 8, 4;
L_0x55c4e77e2dd0 .part L_0x55c4e77e2f10, 1, 1;
L_0x55c4e77e2f10 .concat8 [ 1 1 1 0], L_0x55c4e77de3c0, L_0x55c4e77e03f0, L_0x55c4e77e2560;
L_0x55c4e77e4de0 .part o0x7f1595dbde98, 12, 4;
L_0x55c4e77e4f10 .part o0x7f1595dbdec8, 12, 4;
L_0x55c4e77e5040 .part L_0x55c4e77e2f10, 2, 1;
L_0x55c4e77e51e0 .concat8 [ 4 4 4 4], L_0x55c4e77de9e0, L_0x55c4e77e0aa0, L_0x55c4e77e2bb0, L_0x55c4e77e4d40;
S_0x55c4e77940b0 .scope module, "u0" "adder_4bit" 2 43, 2 16 0, S_0x55c4e778ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "carry"
v0x55c4e77ccb70_0 .net "a", 3 0, L_0x55c4e77dea80;  1 drivers
v0x55c4e77ccc70_0 .net "b", 3 0, L_0x55c4e77deb20;  1 drivers
v0x55c4e77ccd50_0 .net "carry", 0 0, L_0x55c4e77de3c0;  1 drivers
L_0x7f1595d72060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4e77cce20_0 .net "cin", 0 0, L_0x7f1595d72060;  1 drivers
v0x55c4e77ccec0_0 .net "s", 2 0, L_0x55c4e77ddff0;  1 drivers
v0x55c4e77ccfd0_0 .net "sum", 3 0, L_0x55c4e77de9e0;  1 drivers
L_0x55c4e77dcfd0 .part L_0x55c4e77dea80, 0, 1;
L_0x55c4e77dd070 .part L_0x55c4e77deb20, 0, 1;
L_0x55c4e77dd610 .part L_0x55c4e77dea80, 1, 1;
L_0x55c4e77dd700 .part L_0x55c4e77deb20, 1, 1;
L_0x55c4e77dd820 .part L_0x55c4e77ddff0, 0, 1;
L_0x55c4e77ddd30 .part L_0x55c4e77dea80, 2, 1;
L_0x55c4e77dde10 .part L_0x55c4e77deb20, 2, 1;
L_0x55c4e77ddeb0 .part L_0x55c4e77ddff0, 1, 1;
L_0x55c4e77ddff0 .concat8 [ 1 1 1 0], L_0x55c4e778bc50, L_0x55c4e77dd410, L_0x55c4e77ddb30;
L_0x55c4e77de610 .part L_0x55c4e77dea80, 3, 1;
L_0x55c4e77de710 .part L_0x55c4e77deb20, 3, 1;
L_0x55c4e77de840 .part L_0x55c4e77ddff0, 2, 1;
L_0x55c4e77de9e0 .concat8 [ 1 1 1 1], L_0x55c4e77dcf10, L_0x55c4e77dd550, L_0x55c4e77ddc70, L_0x55c4e77de550;
S_0x55c4e779ae50 .scope module, "u0" "Full_Adder" 2 26, 2 1 0, S_0x55c4e77940b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e7792900 .functor XOR 1, L_0x55c4e77dcfd0, L_0x55c4e77dd070, C4<0>, C4<0>;
L_0x55c4e7799850 .functor AND 1, L_0x55c4e77dcfd0, L_0x55c4e77dd070, C4<1>, C4<1>;
L_0x7f1595d72018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c4e77a05f0 .functor AND 1, L_0x55c4e7792900, L_0x7f1595d72018, C4<1>, C4<1>;
L_0x55c4e778bc50 .functor OR 1, L_0x55c4e7799850, L_0x55c4e77a05f0, C4<0>, C4<0>;
L_0x55c4e77dcf10 .functor XOR 1, L_0x55c4e7792900, L_0x7f1595d72018, C4<0>, C4<0>;
v0x55c4e77b5290_0 .net "Cin", 0 0, L_0x7f1595d72018;  1 drivers
v0x55c4e77b5ae0_0 .net "Cout", 0 0, L_0x55c4e778bc50;  1 drivers
v0x55c4e77a9ec0_0 .net "D1", 0 0, L_0x55c4e77dcfd0;  1 drivers
v0x55c4e77a29e0_0 .net "D2", 0 0, L_0x55c4e77dd070;  1 drivers
v0x55c4e77b2dc0_0 .net "Sum_out", 0 0, L_0x55c4e77dcf10;  1 drivers
v0x55c4e77a6790_0 .net "a1", 0 0, L_0x55c4e7792900;  1 drivers
v0x55c4e77ab390_0 .net "a2", 0 0, L_0x55c4e7799850;  1 drivers
v0x55c4e77caeb0_0 .net "a3", 0 0, L_0x55c4e77a05f0;  1 drivers
S_0x55c4e77cb010 .scope module, "u1" "Full_Adder" 2 27, 2 1 0, S_0x55c4e77940b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77dd110 .functor XOR 1, L_0x55c4e77dd610, L_0x55c4e77dd700, C4<0>, C4<0>;
L_0x55c4e77dd210 .functor AND 1, L_0x55c4e77dd610, L_0x55c4e77dd700, C4<1>, C4<1>;
L_0x55c4e77dd350 .functor AND 1, L_0x55c4e77dd110, L_0x55c4e77dd820, C4<1>, C4<1>;
L_0x55c4e77dd410 .functor OR 1, L_0x55c4e77dd210, L_0x55c4e77dd350, C4<0>, C4<0>;
L_0x55c4e77dd550 .functor XOR 1, L_0x55c4e77dd110, L_0x55c4e77dd820, C4<0>, C4<0>;
v0x55c4e77cb200_0 .net "Cin", 0 0, L_0x55c4e77dd820;  1 drivers
v0x55c4e77cb2c0_0 .net "Cout", 0 0, L_0x55c4e77dd410;  1 drivers
v0x55c4e77cb380_0 .net "D1", 0 0, L_0x55c4e77dd610;  1 drivers
v0x55c4e77cb450_0 .net "D2", 0 0, L_0x55c4e77dd700;  1 drivers
v0x55c4e77cb510_0 .net "Sum_out", 0 0, L_0x55c4e77dd550;  1 drivers
v0x55c4e77cb620_0 .net "a1", 0 0, L_0x55c4e77dd110;  1 drivers
v0x55c4e77cb6e0_0 .net "a2", 0 0, L_0x55c4e77dd210;  1 drivers
v0x55c4e77cb7a0_0 .net "a3", 0 0, L_0x55c4e77dd350;  1 drivers
S_0x55c4e77cb900 .scope module, "u2" "Full_Adder" 2 28, 2 1 0, S_0x55c4e77940b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77dd8c0 .functor XOR 1, L_0x55c4e77ddd30, L_0x55c4e77dde10, C4<0>, C4<0>;
L_0x55c4e77dd930 .functor AND 1, L_0x55c4e77ddd30, L_0x55c4e77dde10, C4<1>, C4<1>;
L_0x55c4e77dda70 .functor AND 1, L_0x55c4e77dd8c0, L_0x55c4e77ddeb0, C4<1>, C4<1>;
L_0x55c4e77ddb30 .functor OR 1, L_0x55c4e77dd930, L_0x55c4e77dda70, C4<0>, C4<0>;
L_0x55c4e77ddc70 .functor XOR 1, L_0x55c4e77dd8c0, L_0x55c4e77ddeb0, C4<0>, C4<0>;
v0x55c4e77cbb00_0 .net "Cin", 0 0, L_0x55c4e77ddeb0;  1 drivers
v0x55c4e77cbbc0_0 .net "Cout", 0 0, L_0x55c4e77ddb30;  1 drivers
v0x55c4e77cbc80_0 .net "D1", 0 0, L_0x55c4e77ddd30;  1 drivers
v0x55c4e77cbd50_0 .net "D2", 0 0, L_0x55c4e77dde10;  1 drivers
v0x55c4e77cbe10_0 .net "Sum_out", 0 0, L_0x55c4e77ddc70;  1 drivers
v0x55c4e77cbf20_0 .net "a1", 0 0, L_0x55c4e77dd8c0;  1 drivers
v0x55c4e77cbfe0_0 .net "a2", 0 0, L_0x55c4e77dd930;  1 drivers
v0x55c4e77cc0a0_0 .net "a3", 0 0, L_0x55c4e77dda70;  1 drivers
S_0x55c4e77cc200 .scope module, "u3" "Full_Adder" 2 29, 2 1 0, S_0x55c4e77940b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77de180 .functor XOR 1, L_0x55c4e77de610, L_0x55c4e77de710, C4<0>, C4<0>;
L_0x55c4e77de1f0 .functor AND 1, L_0x55c4e77de610, L_0x55c4e77de710, C4<1>, C4<1>;
L_0x55c4e77de300 .functor AND 1, L_0x55c4e77de180, L_0x55c4e77de840, C4<1>, C4<1>;
L_0x55c4e77de3c0 .functor OR 1, L_0x55c4e77de1f0, L_0x55c4e77de300, C4<0>, C4<0>;
L_0x55c4e77de550 .functor XOR 1, L_0x55c4e77de180, L_0x55c4e77de840, C4<0>, C4<0>;
v0x55c4e77cc450_0 .net "Cin", 0 0, L_0x55c4e77de840;  1 drivers
v0x55c4e77cc530_0 .net "Cout", 0 0, L_0x55c4e77de3c0;  alias, 1 drivers
v0x55c4e77cc5f0_0 .net "D1", 0 0, L_0x55c4e77de610;  1 drivers
v0x55c4e77cc6c0_0 .net "D2", 0 0, L_0x55c4e77de710;  1 drivers
v0x55c4e77cc780_0 .net "Sum_out", 0 0, L_0x55c4e77de550;  1 drivers
v0x55c4e77cc890_0 .net "a1", 0 0, L_0x55c4e77de180;  1 drivers
v0x55c4e77cc950_0 .net "a2", 0 0, L_0x55c4e77de1f0;  1 drivers
v0x55c4e77cca10_0 .net "a3", 0 0, L_0x55c4e77de300;  1 drivers
S_0x55c4e77cd150 .scope module, "u1" "adder_4bit" 2 44, 2 16 0, S_0x55c4e778ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "carry"
v0x55c4e77cf9c0_0 .net "a", 3 0, L_0x55c4e77e0b40;  1 drivers
v0x55c4e77cfac0_0 .net "b", 3 0, L_0x55c4e77e0c30;  1 drivers
v0x55c4e77cfba0_0 .net "carry", 0 0, L_0x55c4e77e03f0;  1 drivers
v0x55c4e77cfc70_0 .net "cin", 0 0, L_0x55c4e77e0d20;  1 drivers
v0x55c4e77cfd10_0 .net "s", 2 0, L_0x55c4e77e0020;  1 drivers
v0x55c4e77cfe20_0 .net "sum", 3 0, L_0x55c4e77e0aa0;  1 drivers
L_0x55c4e77defd0 .part L_0x55c4e77e0b40, 0, 1;
L_0x55c4e77df070 .part L_0x55c4e77e0c30, 0, 1;
L_0x55c4e77df640 .part L_0x55c4e77e0b40, 1, 1;
L_0x55c4e77df730 .part L_0x55c4e77e0c30, 1, 1;
L_0x55c4e77df850 .part L_0x55c4e77e0020, 0, 1;
L_0x55c4e77dfd60 .part L_0x55c4e77e0b40, 2, 1;
L_0x55c4e77dfe40 .part L_0x55c4e77e0c30, 2, 1;
L_0x55c4e77dfee0 .part L_0x55c4e77e0020, 1, 1;
L_0x55c4e77e0020 .concat8 [ 1 1 1 0], L_0x55c4e77dee00, L_0x55c4e77df440, L_0x55c4e77dfb60;
L_0x55c4e77e0640 .part L_0x55c4e77e0b40, 3, 1;
L_0x55c4e77e07d0 .part L_0x55c4e77e0c30, 3, 1;
L_0x55c4e77e0900 .part L_0x55c4e77e0020, 2, 1;
L_0x55c4e77e0aa0 .concat8 [ 1 1 1 1], L_0x55c4e77def10, L_0x55c4e77df580, L_0x55c4e77dfca0, L_0x55c4e77e0580;
S_0x55c4e77cd3c0 .scope module, "u0" "Full_Adder" 2 26, 2 1 0, S_0x55c4e77cd150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77debc0 .functor XOR 1, L_0x55c4e77defd0, L_0x55c4e77df070, C4<0>, C4<0>;
L_0x55c4e77dec30 .functor AND 1, L_0x55c4e77defd0, L_0x55c4e77df070, C4<1>, C4<1>;
L_0x7f1595d720a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c4e77ded40 .functor AND 1, L_0x55c4e77debc0, L_0x7f1595d720a8, C4<1>, C4<1>;
L_0x55c4e77dee00 .functor OR 1, L_0x55c4e77dec30, L_0x55c4e77ded40, C4<0>, C4<0>;
L_0x55c4e77def10 .functor XOR 1, L_0x55c4e77debc0, L_0x7f1595d720a8, C4<0>, C4<0>;
v0x55c4e77cd640_0 .net "Cin", 0 0, L_0x7f1595d720a8;  1 drivers
v0x55c4e77cd720_0 .net "Cout", 0 0, L_0x55c4e77dee00;  1 drivers
v0x55c4e77cd7e0_0 .net "D1", 0 0, L_0x55c4e77defd0;  1 drivers
v0x55c4e77cd8b0_0 .net "D2", 0 0, L_0x55c4e77df070;  1 drivers
v0x55c4e77cd970_0 .net "Sum_out", 0 0, L_0x55c4e77def10;  1 drivers
v0x55c4e77cda80_0 .net "a1", 0 0, L_0x55c4e77debc0;  1 drivers
v0x55c4e77cdb40_0 .net "a2", 0 0, L_0x55c4e77dec30;  1 drivers
v0x55c4e77cdc00_0 .net "a3", 0 0, L_0x55c4e77ded40;  1 drivers
S_0x55c4e77cdd60 .scope module, "u1" "Full_Adder" 2 27, 2 1 0, S_0x55c4e77cd150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77df140 .functor XOR 1, L_0x55c4e77df640, L_0x55c4e77df730, C4<0>, C4<0>;
L_0x55c4e77df240 .functor AND 1, L_0x55c4e77df640, L_0x55c4e77df730, C4<1>, C4<1>;
L_0x55c4e77df380 .functor AND 1, L_0x55c4e77df140, L_0x55c4e77df850, C4<1>, C4<1>;
L_0x55c4e77df440 .functor OR 1, L_0x55c4e77df240, L_0x55c4e77df380, C4<0>, C4<0>;
L_0x55c4e77df580 .functor XOR 1, L_0x55c4e77df140, L_0x55c4e77df850, C4<0>, C4<0>;
v0x55c4e77cdfd0_0 .net "Cin", 0 0, L_0x55c4e77df850;  1 drivers
v0x55c4e77ce090_0 .net "Cout", 0 0, L_0x55c4e77df440;  1 drivers
v0x55c4e77ce150_0 .net "D1", 0 0, L_0x55c4e77df640;  1 drivers
v0x55c4e77ce220_0 .net "D2", 0 0, L_0x55c4e77df730;  1 drivers
v0x55c4e77ce2e0_0 .net "Sum_out", 0 0, L_0x55c4e77df580;  1 drivers
v0x55c4e77ce3f0_0 .net "a1", 0 0, L_0x55c4e77df140;  1 drivers
v0x55c4e77ce4b0_0 .net "a2", 0 0, L_0x55c4e77df240;  1 drivers
v0x55c4e77ce570_0 .net "a3", 0 0, L_0x55c4e77df380;  1 drivers
S_0x55c4e77ce6d0 .scope module, "u2" "Full_Adder" 2 28, 2 1 0, S_0x55c4e77cd150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77df8f0 .functor XOR 1, L_0x55c4e77dfd60, L_0x55c4e77dfe40, C4<0>, C4<0>;
L_0x55c4e77df960 .functor AND 1, L_0x55c4e77dfd60, L_0x55c4e77dfe40, C4<1>, C4<1>;
L_0x55c4e77dfaa0 .functor AND 1, L_0x55c4e77df8f0, L_0x55c4e77dfee0, C4<1>, C4<1>;
L_0x55c4e77dfb60 .functor OR 1, L_0x55c4e77df960, L_0x55c4e77dfaa0, C4<0>, C4<0>;
L_0x55c4e77dfca0 .functor XOR 1, L_0x55c4e77df8f0, L_0x55c4e77dfee0, C4<0>, C4<0>;
v0x55c4e77ce950_0 .net "Cin", 0 0, L_0x55c4e77dfee0;  1 drivers
v0x55c4e77cea10_0 .net "Cout", 0 0, L_0x55c4e77dfb60;  1 drivers
v0x55c4e77cead0_0 .net "D1", 0 0, L_0x55c4e77dfd60;  1 drivers
v0x55c4e77ceba0_0 .net "D2", 0 0, L_0x55c4e77dfe40;  1 drivers
v0x55c4e77cec60_0 .net "Sum_out", 0 0, L_0x55c4e77dfca0;  1 drivers
v0x55c4e77ced70_0 .net "a1", 0 0, L_0x55c4e77df8f0;  1 drivers
v0x55c4e77cee30_0 .net "a2", 0 0, L_0x55c4e77df960;  1 drivers
v0x55c4e77ceef0_0 .net "a3", 0 0, L_0x55c4e77dfaa0;  1 drivers
S_0x55c4e77cf050 .scope module, "u3" "Full_Adder" 2 29, 2 1 0, S_0x55c4e77cd150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e01b0 .functor XOR 1, L_0x55c4e77e0640, L_0x55c4e77e07d0, C4<0>, C4<0>;
L_0x55c4e77e0220 .functor AND 1, L_0x55c4e77e0640, L_0x55c4e77e07d0, C4<1>, C4<1>;
L_0x55c4e77e0330 .functor AND 1, L_0x55c4e77e01b0, L_0x55c4e77e0900, C4<1>, C4<1>;
L_0x55c4e77e03f0 .functor OR 1, L_0x55c4e77e0220, L_0x55c4e77e0330, C4<0>, C4<0>;
L_0x55c4e77e0580 .functor XOR 1, L_0x55c4e77e01b0, L_0x55c4e77e0900, C4<0>, C4<0>;
v0x55c4e77cf2a0_0 .net "Cin", 0 0, L_0x55c4e77e0900;  1 drivers
v0x55c4e77cf380_0 .net "Cout", 0 0, L_0x55c4e77e03f0;  alias, 1 drivers
v0x55c4e77cf440_0 .net "D1", 0 0, L_0x55c4e77e0640;  1 drivers
v0x55c4e77cf510_0 .net "D2", 0 0, L_0x55c4e77e07d0;  1 drivers
v0x55c4e77cf5d0_0 .net "Sum_out", 0 0, L_0x55c4e77e0580;  1 drivers
v0x55c4e77cf6e0_0 .net "a1", 0 0, L_0x55c4e77e01b0;  1 drivers
v0x55c4e77cf7a0_0 .net "a2", 0 0, L_0x55c4e77e0220;  1 drivers
v0x55c4e77cf860_0 .net "a3", 0 0, L_0x55c4e77e0330;  1 drivers
S_0x55c4e77cffa0 .scope module, "u2" "adder_4bit" 2 45, 2 16 0, S_0x55c4e778ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "carry"
v0x55c4e77d2820_0 .net "a", 3 0, L_0x55c4e77e2c50;  1 drivers
v0x55c4e77d2920_0 .net "b", 3 0, L_0x55c4e77e2d30;  1 drivers
v0x55c4e77d2a00_0 .net "carry", 0 0, L_0x55c4e77e2560;  1 drivers
v0x55c4e77d2ad0_0 .net "cin", 0 0, L_0x55c4e77e2dd0;  1 drivers
v0x55c4e77d2b70_0 .net "s", 2 0, L_0x55c4e77e2190;  1 drivers
v0x55c4e77d2c80_0 .net "sum", 3 0, L_0x55c4e77e2bb0;  1 drivers
L_0x55c4e77e11d0 .part L_0x55c4e77e2c50, 0, 1;
L_0x55c4e77e1270 .part L_0x55c4e77e2d30, 0, 1;
L_0x55c4e77e17b0 .part L_0x55c4e77e2c50, 1, 1;
L_0x55c4e77e18a0 .part L_0x55c4e77e2d30, 1, 1;
L_0x55c4e77e19c0 .part L_0x55c4e77e2190, 0, 1;
L_0x55c4e77e1ed0 .part L_0x55c4e77e2c50, 2, 1;
L_0x55c4e77e1fb0 .part L_0x55c4e77e2d30, 2, 1;
L_0x55c4e77e2050 .part L_0x55c4e77e2190, 1, 1;
L_0x55c4e77e2190 .concat8 [ 1 1 1 0], L_0x55c4e77e1000, L_0x55c4e77e15b0, L_0x55c4e77e1cd0;
L_0x55c4e77e27b0 .part L_0x55c4e77e2c50, 3, 1;
L_0x55c4e77e28e0 .part L_0x55c4e77e2d30, 3, 1;
L_0x55c4e77e2a10 .part L_0x55c4e77e2190, 2, 1;
L_0x55c4e77e2bb0 .concat8 [ 1 1 1 1], L_0x55c4e77e1110, L_0x55c4e77e16f0, L_0x55c4e77e1e10, L_0x55c4e77e26f0;
S_0x55c4e77d0220 .scope module, "u0" "Full_Adder" 2 26, 2 1 0, S_0x55c4e77cffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e0dc0 .functor XOR 1, L_0x55c4e77e11d0, L_0x55c4e77e1270, C4<0>, C4<0>;
L_0x55c4e77e0e30 .functor AND 1, L_0x55c4e77e11d0, L_0x55c4e77e1270, C4<1>, C4<1>;
L_0x7f1595d720f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c4e77e0f40 .functor AND 1, L_0x55c4e77e0dc0, L_0x7f1595d720f0, C4<1>, C4<1>;
L_0x55c4e77e1000 .functor OR 1, L_0x55c4e77e0e30, L_0x55c4e77e0f40, C4<0>, C4<0>;
L_0x55c4e77e1110 .functor XOR 1, L_0x55c4e77e0dc0, L_0x7f1595d720f0, C4<0>, C4<0>;
v0x55c4e77d04a0_0 .net "Cin", 0 0, L_0x7f1595d720f0;  1 drivers
v0x55c4e77d0580_0 .net "Cout", 0 0, L_0x55c4e77e1000;  1 drivers
v0x55c4e77d0640_0 .net "D1", 0 0, L_0x55c4e77e11d0;  1 drivers
v0x55c4e77d0710_0 .net "D2", 0 0, L_0x55c4e77e1270;  1 drivers
v0x55c4e77d07d0_0 .net "Sum_out", 0 0, L_0x55c4e77e1110;  1 drivers
v0x55c4e77d08e0_0 .net "a1", 0 0, L_0x55c4e77e0dc0;  1 drivers
v0x55c4e77d09a0_0 .net "a2", 0 0, L_0x55c4e77e0e30;  1 drivers
v0x55c4e77d0a60_0 .net "a3", 0 0, L_0x55c4e77e0f40;  1 drivers
S_0x55c4e77d0bc0 .scope module, "u1" "Full_Adder" 2 27, 2 1 0, S_0x55c4e77cffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e1310 .functor XOR 1, L_0x55c4e77e17b0, L_0x55c4e77e18a0, C4<0>, C4<0>;
L_0x55c4e77e13b0 .functor AND 1, L_0x55c4e77e17b0, L_0x55c4e77e18a0, C4<1>, C4<1>;
L_0x55c4e77e14f0 .functor AND 1, L_0x55c4e77e1310, L_0x55c4e77e19c0, C4<1>, C4<1>;
L_0x55c4e77e15b0 .functor OR 1, L_0x55c4e77e13b0, L_0x55c4e77e14f0, C4<0>, C4<0>;
L_0x55c4e77e16f0 .functor XOR 1, L_0x55c4e77e1310, L_0x55c4e77e19c0, C4<0>, C4<0>;
v0x55c4e77d0e30_0 .net "Cin", 0 0, L_0x55c4e77e19c0;  1 drivers
v0x55c4e77d0ef0_0 .net "Cout", 0 0, L_0x55c4e77e15b0;  1 drivers
v0x55c4e77d0fb0_0 .net "D1", 0 0, L_0x55c4e77e17b0;  1 drivers
v0x55c4e77d1080_0 .net "D2", 0 0, L_0x55c4e77e18a0;  1 drivers
v0x55c4e77d1140_0 .net "Sum_out", 0 0, L_0x55c4e77e16f0;  1 drivers
v0x55c4e77d1250_0 .net "a1", 0 0, L_0x55c4e77e1310;  1 drivers
v0x55c4e77d1310_0 .net "a2", 0 0, L_0x55c4e77e13b0;  1 drivers
v0x55c4e77d13d0_0 .net "a3", 0 0, L_0x55c4e77e14f0;  1 drivers
S_0x55c4e77d1530 .scope module, "u2" "Full_Adder" 2 28, 2 1 0, S_0x55c4e77cffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e1a60 .functor XOR 1, L_0x55c4e77e1ed0, L_0x55c4e77e1fb0, C4<0>, C4<0>;
L_0x55c4e77e1ad0 .functor AND 1, L_0x55c4e77e1ed0, L_0x55c4e77e1fb0, C4<1>, C4<1>;
L_0x55c4e77e1c10 .functor AND 1, L_0x55c4e77e1a60, L_0x55c4e77e2050, C4<1>, C4<1>;
L_0x55c4e77e1cd0 .functor OR 1, L_0x55c4e77e1ad0, L_0x55c4e77e1c10, C4<0>, C4<0>;
L_0x55c4e77e1e10 .functor XOR 1, L_0x55c4e77e1a60, L_0x55c4e77e2050, C4<0>, C4<0>;
v0x55c4e77d17b0_0 .net "Cin", 0 0, L_0x55c4e77e2050;  1 drivers
v0x55c4e77d1870_0 .net "Cout", 0 0, L_0x55c4e77e1cd0;  1 drivers
v0x55c4e77d1930_0 .net "D1", 0 0, L_0x55c4e77e1ed0;  1 drivers
v0x55c4e77d1a00_0 .net "D2", 0 0, L_0x55c4e77e1fb0;  1 drivers
v0x55c4e77d1ac0_0 .net "Sum_out", 0 0, L_0x55c4e77e1e10;  1 drivers
v0x55c4e77d1bd0_0 .net "a1", 0 0, L_0x55c4e77e1a60;  1 drivers
v0x55c4e77d1c90_0 .net "a2", 0 0, L_0x55c4e77e1ad0;  1 drivers
v0x55c4e77d1d50_0 .net "a3", 0 0, L_0x55c4e77e1c10;  1 drivers
S_0x55c4e77d1eb0 .scope module, "u3" "Full_Adder" 2 29, 2 1 0, S_0x55c4e77cffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e2320 .functor XOR 1, L_0x55c4e77e27b0, L_0x55c4e77e28e0, C4<0>, C4<0>;
L_0x55c4e77e2390 .functor AND 1, L_0x55c4e77e27b0, L_0x55c4e77e28e0, C4<1>, C4<1>;
L_0x55c4e77e24a0 .functor AND 1, L_0x55c4e77e2320, L_0x55c4e77e2a10, C4<1>, C4<1>;
L_0x55c4e77e2560 .functor OR 1, L_0x55c4e77e2390, L_0x55c4e77e24a0, C4<0>, C4<0>;
L_0x55c4e77e26f0 .functor XOR 1, L_0x55c4e77e2320, L_0x55c4e77e2a10, C4<0>, C4<0>;
v0x55c4e77d2100_0 .net "Cin", 0 0, L_0x55c4e77e2a10;  1 drivers
v0x55c4e77d21e0_0 .net "Cout", 0 0, L_0x55c4e77e2560;  alias, 1 drivers
v0x55c4e77d22a0_0 .net "D1", 0 0, L_0x55c4e77e27b0;  1 drivers
v0x55c4e77d2370_0 .net "D2", 0 0, L_0x55c4e77e28e0;  1 drivers
v0x55c4e77d2430_0 .net "Sum_out", 0 0, L_0x55c4e77e26f0;  1 drivers
v0x55c4e77d2540_0 .net "a1", 0 0, L_0x55c4e77e2320;  1 drivers
v0x55c4e77d2600_0 .net "a2", 0 0, L_0x55c4e77e2390;  1 drivers
v0x55c4e77d26c0_0 .net "a3", 0 0, L_0x55c4e77e24a0;  1 drivers
S_0x55c4e77d2e00 .scope module, "u3" "adder_4bit" 2 46, 2 16 0, S_0x55c4e778ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "carry"
v0x55c4e77d5670_0 .net "a", 3 0, L_0x55c4e77e4de0;  1 drivers
v0x55c4e77d5770_0 .net "b", 3 0, L_0x55c4e77e4f10;  1 drivers
v0x55c4e77d5850_0 .net "carry", 0 0, L_0x55c4e77e4740;  alias, 1 drivers
v0x55c4e77d5920_0 .net "cin", 0 0, L_0x55c4e77e5040;  1 drivers
v0x55c4e77d59c0_0 .net "s", 2 0, L_0x55c4e77e4370;  1 drivers
v0x55c4e77d5ad0_0 .net "sum", 3 0, L_0x55c4e77e4d40;  1 drivers
L_0x55c4e77e33c0 .part L_0x55c4e77e4de0, 0, 1;
L_0x55c4e77e3460 .part L_0x55c4e77e4f10, 0, 1;
L_0x55c4e77e3990 .part L_0x55c4e77e4de0, 1, 1;
L_0x55c4e77e3a80 .part L_0x55c4e77e4f10, 1, 1;
L_0x55c4e77e3ba0 .part L_0x55c4e77e4370, 0, 1;
L_0x55c4e77e40b0 .part L_0x55c4e77e4de0, 2, 1;
L_0x55c4e77e4190 .part L_0x55c4e77e4f10, 2, 1;
L_0x55c4e77e4230 .part L_0x55c4e77e4370, 1, 1;
L_0x55c4e77e4370 .concat8 [ 1 1 1 0], L_0x55c4e77e31f0, L_0x55c4e77e3790, L_0x55c4e77e3eb0;
L_0x55c4e77e4940 .part L_0x55c4e77e4de0, 3, 1;
L_0x55c4e77e4a70 .part L_0x55c4e77e4f10, 3, 1;
L_0x55c4e77e4ba0 .part L_0x55c4e77e4370, 2, 1;
L_0x55c4e77e4d40 .concat8 [ 1 1 1 1], L_0x55c4e77e3300, L_0x55c4e77e38d0, L_0x55c4e77e3ff0, L_0x55c4e77e4880;
S_0x55c4e77d3050 .scope module, "u0" "Full_Adder" 2 26, 2 1 0, S_0x55c4e77d2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e2fb0 .functor XOR 1, L_0x55c4e77e33c0, L_0x55c4e77e3460, C4<0>, C4<0>;
L_0x55c4e77e3020 .functor AND 1, L_0x55c4e77e33c0, L_0x55c4e77e3460, C4<1>, C4<1>;
L_0x7f1595d72138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55c4e77e3130 .functor AND 1, L_0x55c4e77e2fb0, L_0x7f1595d72138, C4<1>, C4<1>;
L_0x55c4e77e31f0 .functor OR 1, L_0x55c4e77e3020, L_0x55c4e77e3130, C4<0>, C4<0>;
L_0x55c4e77e3300 .functor XOR 1, L_0x55c4e77e2fb0, L_0x7f1595d72138, C4<0>, C4<0>;
v0x55c4e77d32f0_0 .net "Cin", 0 0, L_0x7f1595d72138;  1 drivers
v0x55c4e77d33d0_0 .net "Cout", 0 0, L_0x55c4e77e31f0;  1 drivers
v0x55c4e77d3490_0 .net "D1", 0 0, L_0x55c4e77e33c0;  1 drivers
v0x55c4e77d3560_0 .net "D2", 0 0, L_0x55c4e77e3460;  1 drivers
v0x55c4e77d3620_0 .net "Sum_out", 0 0, L_0x55c4e77e3300;  1 drivers
v0x55c4e77d3730_0 .net "a1", 0 0, L_0x55c4e77e2fb0;  1 drivers
v0x55c4e77d37f0_0 .net "a2", 0 0, L_0x55c4e77e3020;  1 drivers
v0x55c4e77d38b0_0 .net "a3", 0 0, L_0x55c4e77e3130;  1 drivers
S_0x55c4e77d3a10 .scope module, "u1" "Full_Adder" 2 27, 2 1 0, S_0x55c4e77d2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e3550 .functor XOR 1, L_0x55c4e77e3990, L_0x55c4e77e3a80, C4<0>, C4<0>;
L_0x55c4e77e35c0 .functor AND 1, L_0x55c4e77e3990, L_0x55c4e77e3a80, C4<1>, C4<1>;
L_0x55c4e77e36d0 .functor AND 1, L_0x55c4e77e3550, L_0x55c4e77e3ba0, C4<1>, C4<1>;
L_0x55c4e77e3790 .functor OR 1, L_0x55c4e77e35c0, L_0x55c4e77e36d0, C4<0>, C4<0>;
L_0x55c4e77e38d0 .functor XOR 1, L_0x55c4e77e3550, L_0x55c4e77e3ba0, C4<0>, C4<0>;
v0x55c4e77d3c80_0 .net "Cin", 0 0, L_0x55c4e77e3ba0;  1 drivers
v0x55c4e77d3d40_0 .net "Cout", 0 0, L_0x55c4e77e3790;  1 drivers
v0x55c4e77d3e00_0 .net "D1", 0 0, L_0x55c4e77e3990;  1 drivers
v0x55c4e77d3ed0_0 .net "D2", 0 0, L_0x55c4e77e3a80;  1 drivers
v0x55c4e77d3f90_0 .net "Sum_out", 0 0, L_0x55c4e77e38d0;  1 drivers
v0x55c4e77d40a0_0 .net "a1", 0 0, L_0x55c4e77e3550;  1 drivers
v0x55c4e77d4160_0 .net "a2", 0 0, L_0x55c4e77e35c0;  1 drivers
v0x55c4e77d4220_0 .net "a3", 0 0, L_0x55c4e77e36d0;  1 drivers
S_0x55c4e77d4380 .scope module, "u2" "Full_Adder" 2 28, 2 1 0, S_0x55c4e77d2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e3c40 .functor XOR 1, L_0x55c4e77e40b0, L_0x55c4e77e4190, C4<0>, C4<0>;
L_0x55c4e77e3cb0 .functor AND 1, L_0x55c4e77e40b0, L_0x55c4e77e4190, C4<1>, C4<1>;
L_0x55c4e77e3df0 .functor AND 1, L_0x55c4e77e3c40, L_0x55c4e77e4230, C4<1>, C4<1>;
L_0x55c4e77e3eb0 .functor OR 1, L_0x55c4e77e3cb0, L_0x55c4e77e3df0, C4<0>, C4<0>;
L_0x55c4e77e3ff0 .functor XOR 1, L_0x55c4e77e3c40, L_0x55c4e77e4230, C4<0>, C4<0>;
v0x55c4e77d4600_0 .net "Cin", 0 0, L_0x55c4e77e4230;  1 drivers
v0x55c4e77d46c0_0 .net "Cout", 0 0, L_0x55c4e77e3eb0;  1 drivers
v0x55c4e77d4780_0 .net "D1", 0 0, L_0x55c4e77e40b0;  1 drivers
v0x55c4e77d4850_0 .net "D2", 0 0, L_0x55c4e77e4190;  1 drivers
v0x55c4e77d4910_0 .net "Sum_out", 0 0, L_0x55c4e77e3ff0;  1 drivers
v0x55c4e77d4a20_0 .net "a1", 0 0, L_0x55c4e77e3c40;  1 drivers
v0x55c4e77d4ae0_0 .net "a2", 0 0, L_0x55c4e77e3cb0;  1 drivers
v0x55c4e77d4ba0_0 .net "a3", 0 0, L_0x55c4e77e3df0;  1 drivers
S_0x55c4e77d4d00 .scope module, "u3" "Full_Adder" 2 29, 2 1 0, S_0x55c4e77d2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D1"
    .port_info 1 /INPUT 1 "D2"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "Sum_out"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x55c4e77e4500 .functor XOR 1, L_0x55c4e77e4940, L_0x55c4e77e4a70, C4<0>, C4<0>;
L_0x55c4e77e4570 .functor AND 1, L_0x55c4e77e4940, L_0x55c4e77e4a70, C4<1>, C4<1>;
L_0x55c4e77e4680 .functor AND 1, L_0x55c4e77e4500, L_0x55c4e77e4ba0, C4<1>, C4<1>;
L_0x55c4e77e4740 .functor OR 1, L_0x55c4e77e4570, L_0x55c4e77e4680, C4<0>, C4<0>;
L_0x55c4e77e4880 .functor XOR 1, L_0x55c4e77e4500, L_0x55c4e77e4ba0, C4<0>, C4<0>;
v0x55c4e77d4f50_0 .net "Cin", 0 0, L_0x55c4e77e4ba0;  1 drivers
v0x55c4e77d5030_0 .net "Cout", 0 0, L_0x55c4e77e4740;  alias, 1 drivers
v0x55c4e77d50f0_0 .net "D1", 0 0, L_0x55c4e77e4940;  1 drivers
v0x55c4e77d51c0_0 .net "D2", 0 0, L_0x55c4e77e4a70;  1 drivers
v0x55c4e77d5280_0 .net "Sum_out", 0 0, L_0x55c4e77e4880;  1 drivers
v0x55c4e77d5390_0 .net "a1", 0 0, L_0x55c4e77e4500;  1 drivers
v0x55c4e77d5450_0 .net "a2", 0 0, L_0x55c4e77e4570;  1 drivers
v0x55c4e77d5510_0 .net "a3", 0 0, L_0x55c4e77e4680;  1 drivers
S_0x55c4e77862b0 .scope module, "jump_control" "jump_control" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "alu_op"
    .port_info 2 /INPUT 4 "func"
    .port_info 3 /OUTPUT 1 "jumpcontrol"
v0x55c4e77d6190_0 .net *"_s0", 5 0, L_0x55c4e77e5280;  1 drivers
L_0x7f1595d72180 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c4e77d6290_0 .net/2u *"_s2", 5 0, L_0x7f1595d72180;  1 drivers
v0x55c4e77d6370_0 .net *"_s4", 0 0, L_0x55c4e77e5320;  1 drivers
L_0x7f1595d721c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4e77d6410_0 .net/2u *"_s6", 0 0, L_0x7f1595d721c8;  1 drivers
L_0x7f1595d72210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4e77d64f0_0 .net/2u *"_s8", 0 0, L_0x7f1595d72210;  1 drivers
o0x7f1595dbe108 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55c4e77d6620_0 .net "alu_op", 1 0, o0x7f1595dbe108;  0 drivers
o0x7f1595dbe138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4e77d6700_0 .net "clk", 0 0, o0x7f1595dbe138;  0 drivers
o0x7f1595dbe168 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55c4e77d67c0_0 .net "func", 3 0, o0x7f1595dbe168;  0 drivers
v0x55c4e77d68a0_0 .net "jumpcontrol", 0 0, L_0x55c4e77e5460;  1 drivers
L_0x55c4e77e5280 .concat [ 4 2 0 0], o0x7f1595dbe168, o0x7f1595dbe108;
L_0x55c4e77e5320 .cmp/eq 6, L_0x55c4e77e5280, L_0x7f1595d72180;
L_0x55c4e77e5460 .functor MUXZ 1, L_0x7f1595d72210, L_0x7f1595d721c8, L_0x55c4e77e5320, C4<>;
S_0x55c4e778d160 .scope module, "main_tb" "main_tb" 4 1;
 .timescale 0 0;
v0x55c4e77dc940_0 .var "clk", 0 0;
v0x55c4e77dca00_0 .net "pc_nxt", 31 0, v0x55c4e77dbf60_0;  1 drivers
v0x55c4e77dcac0_0 .var "reset", 0 0;
v0x55c4e77dcbc0_0 .net "result", 31 0, v0x55c4e77dc500_0;  1 drivers
S_0x55c4e77d69e0 .scope module, "uut" "mips" 4 8, 5 2 0, S_0x55c4e778d160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc_nxt"
    .port_info 3 /OUTPUT 32 "result"
v0x55c4e77da650_0 .net *"_s11", 4 0, L_0x55c4e77f5960;  1 drivers
v0x55c4e77da750_0 .net *"_s13", 4 0, L_0x55c4e77f5a00;  1 drivers
v0x55c4e77da830_0 .net *"_s2", 31 0, L_0x55c4e77e56e0;  1 drivers
v0x55c4e77da920_0 .net *"_s22", 31 0, L_0x55c4e77f5ef0;  1 drivers
L_0x7f1595d722e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4e77daa00_0 .net *"_s25", 30 0, L_0x7f1595d722e8;  1 drivers
L_0x7f1595d72330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c4e77daae0_0 .net/2u *"_s26", 31 0, L_0x7f1595d72330;  1 drivers
v0x55c4e77dabc0_0 .net *"_s28", 0 0, L_0x55c4e77f6040;  1 drivers
v0x55c4e77dac80_0 .net *"_s32", 31 0, L_0x55c4e77f6730;  1 drivers
L_0x7f1595d72408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4e77dad60_0 .net *"_s35", 30 0, L_0x7f1595d72408;  1 drivers
L_0x7f1595d72450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c4e77daed0_0 .net/2u *"_s36", 31 0, L_0x7f1595d72450;  1 drivers
v0x55c4e77dafb0_0 .net *"_s38", 0 0, L_0x55c4e77f6870;  1 drivers
L_0x7f1595d72258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4e77db070_0 .net *"_s5", 30 0, L_0x7f1595d72258;  1 drivers
L_0x7f1595d722a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c4e77db150_0 .net/2u *"_s6", 31 0, L_0x7f1595d722a0;  1 drivers
v0x55c4e77db230_0 .net *"_s8", 0 0, L_0x55c4e77f5870;  1 drivers
v0x55c4e77db2f0_0 .var "adder1", 31 0;
v0x55c4e77db3d0_0 .var "adder2", 31 0;
v0x55c4e77db4b0_0 .net "alu_control", 3 0, v0x55c4e77d7650_0;  1 drivers
v0x55c4e77db570_0 .net "alu_op", 1 0, v0x55c4e77d7c20_0;  1 drivers
v0x55c4e77db680_0 .net "alu_result", 31 0, v0x55c4e77d6f50_0;  1 drivers
v0x55c4e77db790_0 .net "alu_src", 0 0, v0x55c4e77d7d10_0;  1 drivers
v0x55c4e77db830_0 .net "branch", 0 0, v0x55c4e77d7db0_0;  1 drivers
v0x55c4e77db8d0_0 .net "clk", 0 0, v0x55c4e77dc940_0;  1 drivers
v0x55c4e77db970_0 .net "data_2", 31 0, L_0x55c4e77f6180;  1 drivers
v0x55c4e77dba10_0 .var "extended", 31 0;
v0x55c4e77dbab0_0 .net "instruction", 31 0, v0x55c4e77d97c0_0;  1 drivers
v0x55c4e77dbb70_0 .net "jump", 0 0, v0x55c4e77d7f70_0;  1 drivers
v0x55c4e77dbc40_0 .net "mem_read", 0 0, v0x55c4e77d8080_0;  1 drivers
v0x55c4e77dbd30_0 .net "mem_write", 0 0, v0x55c4e77d8140_0;  1 drivers
v0x55c4e77dbe20_0 .net "memto_reg", 0 0, v0x55c4e77d8200_0;  1 drivers
v0x55c4e77dbec0_0 .var "pc", 31 0;
v0x55c4e77dbf60_0 .var "pc_nxt", 31 0;
v0x55c4e77dc000_0 .net "read_data", 31 0, L_0x55c4e77f6550;  1 drivers
v0x55c4e77dc0d0_0 .net "read_data1", 31 0, v0x55c4e77d9ed0_0;  1 drivers
v0x55c4e77dc1c0_0 .net "read_data2", 31 0, v0x55c4e77d9fc0_0;  1 drivers
v0x55c4e77dc2d0_0 .net "reg_dst", 0 0, v0x55c4e77d83a0_0;  1 drivers
v0x55c4e77dc370_0 .net "reg_write", 0 0, v0x55c4e77d8460_0;  1 drivers
v0x55c4e77dc460_0 .net "reset", 0 0, v0x55c4e77dcac0_0;  1 drivers
v0x55c4e77dc500_0 .var "result", 31 0;
v0x55c4e77dc5e0_0 .var "sel", 0 0;
v0x55c4e77dc6a0_0 .net "write_data", 31 0, L_0x55c4e77f6a30;  1 drivers
v0x55c4e77dc760_0 .net "write_reg", 4 0, L_0x55c4e77f5b30;  1 drivers
v0x55c4e77dc800_0 .net "zero", 0 0, v0x55c4e77d72e0_0;  1 drivers
L_0x55c4e77e55f0 .part v0x55c4e77d97c0_0, 26, 6;
L_0x55c4e77e56e0 .concat [ 1 31 0 0], v0x55c4e77d83a0_0, L_0x7f1595d72258;
L_0x55c4e77f5870 .cmp/eq 32, L_0x55c4e77e56e0, L_0x7f1595d722a0;
L_0x55c4e77f5960 .part v0x55c4e77d97c0_0, 11, 5;
L_0x55c4e77f5a00 .part v0x55c4e77d97c0_0, 16, 5;
L_0x55c4e77f5b30 .functor MUXZ 5, L_0x55c4e77f5a00, L_0x55c4e77f5960, L_0x55c4e77f5870, C4<>;
L_0x55c4e77f5cc0 .part v0x55c4e77d97c0_0, 21, 5;
L_0x55c4e77f5d60 .part v0x55c4e77d97c0_0, 16, 5;
L_0x55c4e77f5e50 .part v0x55c4e77d97c0_0, 0, 6;
L_0x55c4e77f5ef0 .concat [ 1 31 0 0], v0x55c4e77d7d10_0, L_0x7f1595d722e8;
L_0x55c4e77f6040 .cmp/eq 32, L_0x55c4e77f5ef0, L_0x7f1595d72330;
L_0x55c4e77f6180 .functor MUXZ 32, v0x55c4e77d9fc0_0, v0x55c4e77dba10_0, L_0x55c4e77f6040, C4<>;
L_0x55c4e77f6730 .concat [ 1 31 0 0], v0x55c4e77d8200_0, L_0x7f1595d72408;
L_0x55c4e77f6870 .cmp/eq 32, L_0x55c4e77f6730, L_0x7f1595d72450;
L_0x55c4e77f6a30 .functor MUXZ 32, v0x55c4e77d6f50_0, L_0x55c4e77f6550, L_0x55c4e77f6870, C4<>;
S_0x55c4e77d6b80 .scope module, "ALU" "alu" 5 89, 6 1 0, S_0x55c4e77d69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "data_1"
    .port_info 2 /INPUT 32 "data_2"
    .port_info 3 /INPUT 4 "alu_cntrl"
    .port_info 4 /OUTPUT 32 "alu_out"
    .port_info 5 /OUTPUT 1 "zero"
v0x55c4e77d6e50_0 .net "alu_cntrl", 3 0, v0x55c4e77d7650_0;  alias, 1 drivers
v0x55c4e77d6f50_0 .var "alu_out", 31 0;
v0x55c4e77d7030_0 .net "clk", 0 0, v0x55c4e77dc940_0;  alias, 1 drivers
v0x55c4e77d70d0_0 .net "data_1", 31 0, v0x55c4e77d9ed0_0;  alias, 1 drivers
v0x55c4e77d71b0_0 .net "data_2", 31 0, L_0x55c4e77f6180;  alias, 1 drivers
v0x55c4e77d72e0_0 .var "zero", 0 0;
E_0x55c4e772fb30 .event posedge, v0x55c4e77d7030_0;
S_0x55c4e77d7460 .scope module, "ALU_control" "alu_control_unit" 5 73, 7 1 0, S_0x55c4e77d69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "func"
    .port_info 2 /INPUT 2 "alu_op"
    .port_info 3 /OUTPUT 4 "alu_control"
v0x55c4e77d7650_0 .var "alu_control", 3 0;
v0x55c4e77d7740_0 .net "alu_op", 1 0, v0x55c4e77d7c20_0;  alias, 1 drivers
v0x55c4e77d7800_0 .net "clk", 0 0, v0x55c4e77dc940_0;  alias, 1 drivers
v0x55c4e77d7900_0 .net "func", 5 0, L_0x55c4e77f5e50;  1 drivers
S_0x55c4e77d7a50 .scope module, "Control" "control_unit" 5 56, 8 1 0, S_0x55c4e77d69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /OUTPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 1 "memto_reg"
    .port_info 4 /OUTPUT 2 "alu_op"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "mem_read"
    .port_info 8 /OUTPUT 1 "mem_write"
    .port_info 9 /OUTPUT 1 "alu_src"
    .port_info 10 /OUTPUT 1 "reg_write"
v0x55c4e77d7c20_0 .var "alu_op", 1 0;
v0x55c4e77d7d10_0 .var "alu_src", 0 0;
v0x55c4e77d7db0_0 .var "branch", 0 0;
v0x55c4e77d7e80_0 .net "clk", 0 0, v0x55c4e77dc940_0;  alias, 1 drivers
v0x55c4e77d7f70_0 .var "jump", 0 0;
v0x55c4e77d8080_0 .var "mem_read", 0 0;
v0x55c4e77d8140_0 .var "mem_write", 0 0;
v0x55c4e77d8200_0 .var "memto_reg", 0 0;
v0x55c4e77d82c0_0 .net "opcode", 5 0, L_0x55c4e77e55f0;  1 drivers
v0x55c4e77d83a0_0 .var "reg_dst", 0 0;
v0x55c4e77d8460_0 .var "reg_write", 0 0;
S_0x55c4e77d8680 .scope module, "Data_memory" "data_memory_unit" 5 96, 9 1 0, S_0x55c4e77d69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "write_enable"
    .port_info 4 /INPUT 1 "read_enable"
    .port_info 5 /OUTPUT 32 "read_data"
L_0x55c4e77f6330 .functor BUFZ 32, v0x55c4e77d6f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f1595d72378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c4e77f63a0 .functor XNOR 1, v0x55c4e77d8080_0, L_0x7f1595d72378, C4<0>, C4<0>;
v0x55c4e77d88a0_0 .net/2u *"_s2", 0 0, L_0x7f1595d72378;  1 drivers
v0x55c4e77d89a0_0 .net *"_s4", 0 0, L_0x55c4e77f63a0;  1 drivers
v0x55c4e77d8a60_0 .net *"_s6", 31 0, L_0x55c4e77f6460;  1 drivers
L_0x7f1595d723c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4e77d8b20_0 .net/2u *"_s8", 31 0, L_0x7f1595d723c0;  1 drivers
v0x55c4e77d8c00_0 .net "address", 31 0, v0x55c4e77d6f50_0;  alias, 1 drivers
v0x55c4e77d8d10_0 .net "clk", 0 0, v0x55c4e77dc940_0;  alias, 1 drivers
v0x55c4e77d8db0_0 .net "main_address", 31 0, L_0x55c4e77f6330;  1 drivers
v0x55c4e77d8e70 .array "main_memory", 0 511, 31 0;
v0x55c4e77d8f30_0 .net "read_data", 31 0, L_0x55c4e77f6550;  alias, 1 drivers
v0x55c4e77d90a0_0 .net "read_enable", 0 0, v0x55c4e77d8080_0;  alias, 1 drivers
v0x55c4e77d9140_0 .net "write_data", 31 0, v0x55c4e77d9fc0_0;  alias, 1 drivers
v0x55c4e77d9200_0 .net "write_enable", 0 0, v0x55c4e77d8140_0;  alias, 1 drivers
L_0x55c4e77f6460 .array/port v0x55c4e77d8e70, L_0x55c4e77f6330;
L_0x55c4e77f6550 .functor MUXZ 32, L_0x7f1595d723c0, L_0x55c4e77f6460, L_0x55c4e77f63a0, C4<>;
S_0x55c4e77d9370 .scope module, "IM" "instruction_memory" 5 43, 10 1 0, S_0x55c4e77d69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc"
    .port_info 2 /OUTPUT 32 "instruction"
v0x55c4e77d95b0_0 .net "clk", 0 0, v0x55c4e77dc940_0;  alias, 1 drivers
v0x55c4e77d9700 .array "instr_memory", 0 255, 31 0;
v0x55c4e77d97c0_0 .var "instruction", 31 0;
v0x55c4e77d9880_0 .net "pc", 31 0, v0x55c4e77dbec0_0;  1 drivers
S_0x55c4e77d99e0 .scope module, "Registers" "register_file" 5 66, 11 1 0, S_0x55c4e77d69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg1"
    .port_info 2 /INPUT 5 "read_reg2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "reg_write"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
v0x55c4e77d9c80 .array "all_registers", 31 0, 31 0;
v0x55c4e77d9d40_0 .net "clk", 0 0, v0x55c4e77dc940_0;  alias, 1 drivers
v0x55c4e77d9e00_0 .var/i "i", 31 0;
v0x55c4e77d9ed0_0 .var "read_data1", 31 0;
v0x55c4e77d9fc0_0 .var "read_data2", 31 0;
v0x55c4e77da0b0_0 .net "read_reg1", 4 0, L_0x55c4e77f5cc0;  1 drivers
v0x55c4e77da170_0 .net "read_reg2", 4 0, L_0x55c4e77f5d60;  1 drivers
v0x55c4e77da250_0 .net "reg_write", 0 0, v0x55c4e77d8460_0;  alias, 1 drivers
v0x55c4e77da320_0 .net "write_data", 31 0, L_0x55c4e77f6a30;  alias, 1 drivers
v0x55c4e77da470_0 .net "write_reg", 4 0, L_0x55c4e77f5b30;  alias, 1 drivers
    .scope S_0x55c4e77d9370;
T_0 ;
    %pushi/vec4 2348875808, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c4e77d9700, 0, 4;
    %pushi/vec4 2348941344, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c4e77d9700, 0, 4;
    %pushi/vec4 2348941344, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c4e77d9700, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x55c4e77d9370;
T_1 ;
    %wait E_0x55c4e772fb30;
    %ix/getv 4, v0x55c4e77d9880_0;
    %load/vec4a v0x55c4e77d9700, 4;
    %store/vec4 v0x55c4e77d97c0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c4e77d7a50;
T_2 ;
    %wait E_0x55c4e772fb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c4e77d7c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8460_0, 0, 1;
    %load/vec4 v0x55c4e77d82c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8200_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c4e77d7c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d8460_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c4e77d7c20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8460_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d83a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d8200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c4e77d7c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d8080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d7d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d8460_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c4e77d7c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d8140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8460_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d83a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8200_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c4e77d7c20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d8460_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c4e77d99e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4e77d9e00_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55c4e77d9e00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c4e77d9e00_0;
    %store/vec4a v0x55c4e77d9c80, 4, 0;
    %load/vec4 v0x55c4e77d9e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c4e77d9e00_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x55c4e77d99e0;
T_4 ;
    %wait E_0x55c4e772fb30;
    %load/vec4 v0x55c4e77da0b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c4e77d9c80, 4;
    %store/vec4 v0x55c4e77d9ed0_0, 0, 32;
    %load/vec4 v0x55c4e77da170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c4e77d9c80, 4;
    %store/vec4 v0x55c4e77d9fc0_0, 0, 32;
    %load/vec4 v0x55c4e77da250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55c4e77da320_0;
    %load/vec4 v0x55c4e77da470_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55c4e77d9c80, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c4e77d7460;
T_5 ;
    %wait E_0x55c4e772fb30;
    %load/vec4 v0x55c4e77d7740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c4e77d7650_0, 0, 4;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c4e77d7650_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55c4e77d7900_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c4e77d7650_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55c4e77d7900_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c4e77d7650_0, 0, 4;
T_5.6 ;
T_5.5 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c4e77d6b80;
T_6 ;
    %wait E_0x55c4e772fb30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77d72e0_0, 0, 1;
    %load/vec4 v0x55c4e77d6e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x55c4e77d70d0_0;
    %load/vec4 v0x55c4e77d71b0_0;
    %and;
    %assign/vec4 v0x55c4e77d6f50_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55c4e77d70d0_0;
    %load/vec4 v0x55c4e77d71b0_0;
    %or;
    %assign/vec4 v0x55c4e77d6f50_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55c4e77d70d0_0;
    %load/vec4 v0x55c4e77d71b0_0;
    %add;
    %assign/vec4 v0x55c4e77d6f50_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55c4e77d70d0_0;
    %load/vec4 v0x55c4e77d71b0_0;
    %sub;
    %assign/vec4 v0x55c4e77d6f50_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55c4e77d70d0_0;
    %load/vec4 v0x55c4e77d71b0_0;
    %mul;
    %assign/vec4 v0x55c4e77d6f50_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55c4e77d6f50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77d72e0_0, 0, 1;
T_6.6 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c4e77d8680;
T_7 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x55c4e77d8680;
T_8 ;
    %wait E_0x55c4e772fb30;
    %load/vec4 v0x55c4e77d9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55c4e77d9140_0;
    %ix/getv 4, v0x55c4e77d8db0_0;
    %store/vec4a v0x55c4e77d8e70, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c4e77d69e0;
T_9 ;
    %wait E_0x55c4e772fb30;
    %load/vec4 v0x55c4e77dc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4e77dbf60_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c4e77dbec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c4e77db2f0_0, 0, 32;
    %load/vec4 v0x55c4e77dba10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c4e77dba10_0, 0, 32;
    %load/vec4 v0x55c4e77db2f0_0;
    %load/vec4 v0x55c4e77dba10_0;
    %add;
    %store/vec4 v0x55c4e77db3d0_0, 0, 32;
    %load/vec4 v0x55c4e77db830_0;
    %load/vec4 v0x55c4e77dc800_0;
    %and;
    %store/vec4 v0x55c4e77dc5e0_0, 0, 1;
    %load/vec4 v0x55c4e77dc5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x55c4e77db3d0_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x55c4e77db2f0_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x55c4e77dbec0_0, 0, 32;
    %load/vec4 v0x55c4e77dbec0_0;
    %assign/vec4 v0x55c4e77dbf60_0, 0;
T_9.1 ;
    %load/vec4 v0x55c4e77dbf60_0;
    %store/vec4 v0x55c4e77dbec0_0, 0, 32;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c4e77d69e0;
T_10 ;
    %wait E_0x55c4e772fb30;
    %load/vec4 v0x55c4e77dbab0_0;
    %parti/s 1, 15, 5;
    %replicate 8;
    %load/vec4 v0x55c4e77dbab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x55c4e77dba10_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c4e77d69e0;
T_11 ;
    %load/vec4 v0x55c4e77db680_0;
    %cassign/vec4 v0x55c4e77dc500_0;
    %cassign/link v0x55c4e77dc500_0, v0x55c4e77db680_0;
    %end;
    .thread T_11;
    .scope S_0x55c4e778d160;
T_12 ;
    %vpi_call 4 18 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 4 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c4e778d160 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dcac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dcac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4e77dc940_0, 0, 1;
    %delay 40, 0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "16bit_adder.v";
    "jump_control_unit.v";
    "main_tb.v";
    "MIPS.v";
    "alu.v";
    "alu_control_unit.v";
    "control_unit.v";
    "data_memory_unit.v";
    "instruction_memory.v";
    "register_file.v";
