<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: cslr_soc_defines.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cslr__soc__defines_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">cslr_soc_defines.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="cslr__soc__defines_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aef84bbe654dc79388b81ab0c00a641ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aef84bbe654dc79388b81ab0c00a641ae">CSL_UART_PER_CNT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:aef84bbe654dc79388b81ab0c00a641ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of UART instances.  <a href="cslr__soc__defines_8h.html#aef84bbe654dc79388b81ab0c00a641ae">More...</a><br /></td></tr>
<tr class="separator:aef84bbe654dc79388b81ab0c00a641ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5905884ccc33429a9cfd65e0b14b4ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a5905884ccc33429a9cfd65e0b14b4ed7">CSL_SPI_PER_CNT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a5905884ccc33429a9cfd65e0b14b4ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SPI instances.  <a href="cslr__soc__defines_8h.html#a5905884ccc33429a9cfd65e0b14b4ed7">More...</a><br /></td></tr>
<tr class="separator:a5905884ccc33429a9cfd65e0b14b4ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d08656931c0988598042c2c4ad31e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a9d08656931c0988598042c2c4ad31e76">CSL_LIN_PER_CNT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a9d08656931c0988598042c2c4ad31e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of LIN instances.  <a href="cslr__soc__defines_8h.html#a9d08656931c0988598042c2c4ad31e76">More...</a><br /></td></tr>
<tr class="separator:a9d08656931c0988598042c2c4ad31e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18294f49eb47ce6a072ee42a8ad648c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a18294f49eb47ce6a072ee42a8ad648c3">CSL_I2C_PER_CNT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a18294f49eb47ce6a072ee42a8ad648c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of I2C instances.  <a href="cslr__soc__defines_8h.html#a18294f49eb47ce6a072ee42a8ad648c3">More...</a><br /></td></tr>
<tr class="separator:a18294f49eb47ce6a072ee42a8ad648c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcc249bce663ff478fa7715cae2a3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a2fcc249bce663ff478fa7715cae2a3be">CSL_MCAN_PER_CNT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a2fcc249bce663ff478fa7715cae2a3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of MCAN instances.  <a href="cslr__soc__defines_8h.html#a2fcc249bce663ff478fa7715cae2a3be">More...</a><br /></td></tr>
<tr class="separator:a2fcc249bce663ff478fa7715cae2a3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1b96136e507961c54732f038585167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a0a1b96136e507961c54732f038585167">CSL_ETPWM_PER_CNT</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:a0a1b96136e507961c54732f038585167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ETPWM instances.  <a href="cslr__soc__defines_8h.html#a0a1b96136e507961c54732f038585167">More...</a><br /></td></tr>
<tr class="separator:a0a1b96136e507961c54732f038585167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab01335e714561c372131cdfed299d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a0ab01335e714561c372131cdfed299d0">CSL_ECAP_PER_CNT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:a0ab01335e714561c372131cdfed299d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ECAP instances.  <a href="cslr__soc__defines_8h.html#a0ab01335e714561c372131cdfed299d0">More...</a><br /></td></tr>
<tr class="separator:a0ab01335e714561c372131cdfed299d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469915d810d68c0a2917fad6adddbe00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a469915d810d68c0a2917fad6adddbe00">CSL_EQEP_PER_CNT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a469915d810d68c0a2917fad6adddbe00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EQEP instances.  <a href="cslr__soc__defines_8h.html#a469915d810d68c0a2917fad6adddbe00">More...</a><br /></td></tr>
<tr class="separator:a469915d810d68c0a2917fad6adddbe00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd733a54e8c34e3577d8d3c9c3e7a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a8dd733a54e8c34e3577d8d3c9c3e7a79">CSL_SDFM_PER_CNT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a8dd733a54e8c34e3577d8d3c9c3e7a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SDFM instances.  <a href="cslr__soc__defines_8h.html#a8dd733a54e8c34e3577d8d3c9c3e7a79">More...</a><br /></td></tr>
<tr class="separator:a8dd733a54e8c34e3577d8d3c9c3e7a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef471e05b1226e96f6c9971eb8298519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aef471e05b1226e96f6c9971eb8298519">CSL_ADC_PER_CNT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:aef471e05b1226e96f6c9971eb8298519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ADC instances.  <a href="cslr__soc__defines_8h.html#aef471e05b1226e96f6c9971eb8298519">More...</a><br /></td></tr>
<tr class="separator:aef471e05b1226e96f6c9971eb8298519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92a42280d5b51ecd2520bd7d91ada42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ae92a42280d5b51ecd2520bd7d91ada42">CSL_CMPSSA_PER_CNT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:ae92a42280d5b51ecd2520bd7d91ada42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CMPSSA instances.  <a href="cslr__soc__defines_8h.html#ae92a42280d5b51ecd2520bd7d91ada42">More...</a><br /></td></tr>
<tr class="separator:ae92a42280d5b51ecd2520bd7d91ada42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85c0ff4e39e7dd9810f0a469c13c069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ae85c0ff4e39e7dd9810f0a469c13c069">CSL_CMPSSB_PER_CNT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:ae85c0ff4e39e7dd9810f0a469c13c069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CMPSSB instances.  <a href="cslr__soc__defines_8h.html#ae85c0ff4e39e7dd9810f0a469c13c069">More...</a><br /></td></tr>
<tr class="separator:ae85c0ff4e39e7dd9810f0a469c13c069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02d077505e0a3dd80041f621c800774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ac02d077505e0a3dd80041f621c800774">SOC_EDMA_NUM_DMACH</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="memdesc:ac02d077505e0a3dd80041f621c800774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of DMA Channels.  <a href="cslr__soc__defines_8h.html#ac02d077505e0a3dd80041f621c800774">More...</a><br /></td></tr>
<tr class="separator:ac02d077505e0a3dd80041f621c800774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c683361dbe76b1491dd46287de5757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#af8c683361dbe76b1491dd46287de5757">SOC_EDMA_NUM_QDMACH</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:af8c683361dbe76b1491dd46287de5757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of QDMA Channels.  <a href="cslr__soc__defines_8h.html#af8c683361dbe76b1491dd46287de5757">More...</a><br /></td></tr>
<tr class="separator:af8c683361dbe76b1491dd46287de5757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1e8076c4e0db9bbb4aa5d270ffd939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a0f1e8076c4e0db9bbb4aa5d270ffd939">SOC_EDMA_NUM_PARAMSETS</a>&#160;&#160;&#160;(256U)</td></tr>
<tr class="memdesc:a0f1e8076c4e0db9bbb4aa5d270ffd939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of PaRAM Sets available.  <a href="cslr__soc__defines_8h.html#a0f1e8076c4e0db9bbb4aa5d270ffd939">More...</a><br /></td></tr>
<tr class="separator:a0f1e8076c4e0db9bbb4aa5d270ffd939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55dbc6e484eb4587e1dade5e67b6cf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a55dbc6e484eb4587e1dade5e67b6cf4a">SOC_EDMA_NUM_EVQUE</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a55dbc6e484eb4587e1dade5e67b6cf4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Event Queues available.  <a href="cslr__soc__defines_8h.html#a55dbc6e484eb4587e1dade5e67b6cf4a">More...</a><br /></td></tr>
<tr class="separator:a55dbc6e484eb4587e1dade5e67b6cf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7600147f8a47929f5136ea1e7cc6ecc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a7600147f8a47929f5136ea1e7cc6ecc2">SOC_EDMA_CHMAPEXIST</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a7600147f8a47929f5136ea1e7cc6ecc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Support for Channel to PaRAM Set mapping.  <a href="cslr__soc__defines_8h.html#a7600147f8a47929f5136ea1e7cc6ecc2">More...</a><br /></td></tr>
<tr class="separator:a7600147f8a47929f5136ea1e7cc6ecc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6f458125d02ffc88d872ff4d213eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a2d6f458125d02ffc88d872ff4d213eb6">SOC_EDMA_NUM_REGIONS</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:a2d6f458125d02ffc88d872ff4d213eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of EDMA Regions.  <a href="cslr__soc__defines_8h.html#a2d6f458125d02ffc88d872ff4d213eb6">More...</a><br /></td></tr>
<tr class="separator:a2d6f458125d02ffc88d872ff4d213eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0db1f8165f87d6d2d38495602b941ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ae0db1f8165f87d6d2d38495602b941ff">SOC_EDMA_MEMPROTECT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ae0db1f8165f87d6d2d38495602b941ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Support for Memory Protection.  <a href="cslr__soc__defines_8h.html#ae0db1f8165f87d6d2d38495602b941ff">More...</a><br /></td></tr>
<tr class="separator:ae0db1f8165f87d6d2d38495602b941ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b32d7517a357bf01a96600328f66579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a2b32d7517a357bf01a96600328f66579">SOC_EDMA_NUM_TPTC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a2b32d7517a357bf01a96600328f66579"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Transfer Controllers available.  <a href="cslr__soc__defines_8h.html#a2b32d7517a357bf01a96600328f66579">More...</a><br /></td></tr>
<tr class="separator:a2b32d7517a357bf01a96600328f66579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0964d77e224df5426f998eb05b1ed318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a0964d77e224df5426f998eb05b1ed318">MCAN_MSG_RAM_MAX_WORD_COUNT</a>&#160;&#160;&#160;(4352U)</td></tr>
<tr class="separator:a0964d77e224df5426f998eb05b1ed318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f959f7e690a2220b61c3f4c0d19ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a24f959f7e690a2220b61c3f4c0d19ff3">MCAN_MAX_RX_DMA_BUFFERS</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a24f959f7e690a2220b61c3f4c0d19ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of Rx Dma buffers.  <a href="cslr__soc__defines_8h.html#a24f959f7e690a2220b61c3f4c0d19ff3">More...</a><br /></td></tr>
<tr class="separator:a24f959f7e690a2220b61c3f4c0d19ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bd44c95b7bb1160a5cafd2dcdc07c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a30bd44c95b7bb1160a5cafd2dcdc07c2">MCAN_MAX_TX_DMA_BUFFERS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a30bd44c95b7bb1160a5cafd2dcdc07c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of Tx Dma buffers.  <a href="cslr__soc__defines_8h.html#a30bd44c95b7bb1160a5cafd2dcdc07c2">More...</a><br /></td></tr>
<tr class="separator:a30bd44c95b7bb1160a5cafd2dcdc07c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04b35c9bcb536d9156fa68c19755142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aa04b35c9bcb536d9156fa68c19755142">FSI_MAX_TX_DMA_BUFFERS</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aa04b35c9bcb536d9156fa68c19755142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of FSI Tx Dma buffers.  <a href="cslr__soc__defines_8h.html#aa04b35c9bcb536d9156fa68c19755142">More...</a><br /></td></tr>
<tr class="separator:aa04b35c9bcb536d9156fa68c19755142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed59bef2c09a2aaac2ef5ad0589c8fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aed59bef2c09a2aaac2ef5ad0589c8fa3">FSI_MAX_RX_DMA_BUFFERS</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aed59bef2c09a2aaac2ef5ad0589c8fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of FSI Rx Dma buffers.  <a href="cslr__soc__defines_8h.html#aed59bef2c09a2aaac2ef5ad0589c8fa3">More...</a><br /></td></tr>
<tr class="separator:aed59bef2c09a2aaac2ef5ad0589c8fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6de0d03257c026ea10fee5a746fb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a7e6de0d03257c026ea10fee5a746fb0e">MCSPI_DMA_IS_FIFO_SUPPORTED</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a7e6de0d03257c026ea10fee5a746fb0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether FIFO is supported in MCSPI DMA MODE.  <a href="cslr__soc__defines_8h.html#a7e6de0d03257c026ea10fee5a746fb0e">More...</a><br /></td></tr>
<tr class="separator:a7e6de0d03257c026ea10fee5a746fb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">MSS_SYS_VCLK</a>&#160;&#160;&#160;200000000U</td></tr>
<tr class="separator:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd865f68726e91ada9ab36597e1a6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aebd865f68726e91ada9ab36597e1a6b7">R5F_CLOCK_MHZ</a>&#160;&#160;&#160;400U</td></tr>
<tr class="separator:aebd865f68726e91ada9ab36597e1a6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af276ca59da5e6c7871f8f60078b12eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#af276ca59da5e6c7871f8f60078b12eae">CSL_CORE_R5F_INTR_MAX</a>&#160;&#160;&#160;(256U)</td></tr>
<tr class="memdesc:af276ca59da5e6c7871f8f60078b12eae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of interrupts for r5f interrupts for this device.  <a href="cslr__soc__defines_8h.html#af276ca59da5e6c7871f8f60078b12eae">More...</a><br /></td></tr>
<tr class="separator:af276ca59da5e6c7871f8f60078b12eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">EDMA Error Definitions on this SOC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="EDMA_ErrorID"></a></p>
</div></td></tr>
<tr class="memitem:a059b758304d4638fdeed24614f72b5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a059b758304d4638fdeed24614f72b5b2">EDMA_TPCC_A_ERRINT</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_ERRINT_MASK)</td></tr>
<tr class="separator:a059b758304d4638fdeed24614f72b5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136eb7bcc3b7b6451406844d7d9bf8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a136eb7bcc3b7b6451406844d7d9bf8df">EDMA_TPCC_A_MPINT</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_MPINT_MASK)</td></tr>
<tr class="separator:a136eb7bcc3b7b6451406844d7d9bf8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0a76c67c312070edb3304cc10568c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a9b0a76c67c312070edb3304cc10568c0">EDMA_TPTC_A0_ERR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A0_ERR_MASK)</td></tr>
<tr class="separator:a9b0a76c67c312070edb3304cc10568c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a0bb4cd7079307cf3853d4716e1701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a48a0bb4cd7079307cf3853d4716e1701">EDMA_TPTC_A1_ERR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A1_ERR_MASK)</td></tr>
<tr class="separator:a48a0bb4cd7079307cf3853d4716e1701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7252553f5407ed4e17597ccf32bb00af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a7252553f5407ed4e17597ccf32bb00af">EDMA_TPCC_A_PAR_ERR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_PAR_ERR_MASK)</td></tr>
<tr class="separator:a7252553f5407ed4e17597ccf32bb00af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6803a81fe9a298e92eb94e78f61e86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aa6803a81fe9a298e92eb94e78f61e86c">EDMA_TPCC_A_WRITE_ACCESS_ERROR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_WRITE_ACCESS_ERROR_MASK)</td></tr>
<tr class="separator:aa6803a81fe9a298e92eb94e78f61e86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53bc4c4a2bf0bd488bc63a17cb7a6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#af53bc4c4a2bf0bd488bc63a17cb7a6a5">EDMA_TPTC_A0_WRITE_ACCESS_ERROR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A0_WRITE_ACCESS_ERROR_MASK)</td></tr>
<tr class="separator:af53bc4c4a2bf0bd488bc63a17cb7a6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43c99f53f6b9ba5184080cc3c370672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aa43c99f53f6b9ba5184080cc3c370672">EDMA_TPTC_A1_WRITE_ACCESS_ERROR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A1_WRITE_ACCESS_ERROR_MASK)</td></tr>
<tr class="separator:aa43c99f53f6b9ba5184080cc3c370672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c35255cb8b8f67d05784240fb41269a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a8c35255cb8b8f67d05784240fb41269a">EDMA_TPCC_A_READ_ACCESS_ERROR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_READ_ACCESS_ERROR_MASK)</td></tr>
<tr class="separator:a8c35255cb8b8f67d05784240fb41269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33f4aa783ddca616bf930bbe4f15e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ae33f4aa783ddca616bf930bbe4f15e60">EDMA_TPTC_A0_READ_ACCESS_ERROR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A0_READ_ACCESS_ERROR_MASK)</td></tr>
<tr class="separator:ae33f4aa783ddca616bf930bbe4f15e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8c7cb16a48778a3a35d394234662df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#adb8c7cb16a48778a3a35d394234662df">EDMA_TPTC_A1_READ_ACCESS_ERROR</a>&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A1_READ_ACCESS_ERROR_MASK)</td></tr>
<tr class="separator:adb8c7cb16a48778a3a35d394234662df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Core ID's of core or CPUs present on this SOC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_CoreID"></a></p>
</div></td></tr>
<tr class="memitem:a822173b770be26a93c3bec07938fe6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a822173b770be26a93c3bec07938fe6d8">CSL_CORE_ID_R5FSS0_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a822173b770be26a93c3bec07938fe6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5b4840c743a891534e4d7f6d2699f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a2a5b4840c743a891534e4d7f6d2699f3">CSL_CORE_ID_R5FSS0_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2a5b4840c743a891534e4d7f6d2699f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74afb5f1cfa67cee388a1c3bebb3ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a74afb5f1cfa67cee388a1c3bebb3ded3">CSL_CORE_ID_R5FSS1_0</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a74afb5f1cfa67cee388a1c3bebb3ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae426f84ccf4813ca83ff492212d636c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ae426f84ccf4813ca83ff492212d636c8">CSL_CORE_ID_R5FSS1_1</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ae426f84ccf4813ca83ff492212d636c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917fddacaa76757d5cd25c09464c71db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a917fddacaa76757d5cd25c09464c71db">CSL_CORE_ID_MAX</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a917fddacaa76757d5cd25c09464c71db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Priv ID's of core or CPUs present on this SOC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="PrivID"></a></p>
</div></td></tr>
<tr class="memitem:ad1883ade94db5c4df6e5e98f14fb65bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#ad1883ade94db5c4df6e5e98f14fb65bf">PRIV_ID_M4FSS0_0</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ad1883ade94db5c4df6e5e98f14fb65bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec076bdad3b4a525f7ffcb300b69e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a1ec076bdad3b4a525f7ffcb300b69e7c">PRIV_ID_R5FSS0_0</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a1ec076bdad3b4a525f7ffcb300b69e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc86bd26cef37a835b57a203fd67f61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#abc86bd26cef37a835b57a203fd67f61e">PRIV_ID_R5FSS0_1</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:abc86bd26cef37a835b57a203fd67f61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928c92b01bae99ba119593ab0255c93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a928c92b01bae99ba119593ab0255c93c">PRIV_ID_R5FSS1_0</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a928c92b01bae99ba119593ab0255c93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4688eb62a6c2daa60dd369a56853880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aa4688eb62a6c2daa60dd369a56853880">PRIV_ID_R5FSS1_1</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:aa4688eb62a6c2daa60dd369a56853880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e56434a65a8fe2a0ba748bc7aeb7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aa9e56434a65a8fe2a0ba748bc7aeb7c4">PRIV_ID_ICSSM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:aa9e56434a65a8fe2a0ba748bc7aeb7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c044b9739c81fb0fd285bf115c7ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a59c044b9739c81fb0fd285bf115c7ae4">PRIV_ID_CPSW</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:a59c044b9739c81fb0fd285bf115c7ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">R5 Cluster Group IDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_ArmR5ClusterGroupID"></a></p>
</div></td></tr>
<tr class="memitem:a0c6b4c880365e1d8f53bbd9bf87e3704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a0c6b4c880365e1d8f53bbd9bf87e3704">CSL_ARM_R5_CLUSTER_GROUP_ID_0</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:a0c6b4c880365e1d8f53bbd9bf87e3704"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Cluster Group ID0.  <a href="cslr__soc__defines_8h.html#a0c6b4c880365e1d8f53bbd9bf87e3704">More...</a><br /></td></tr>
<tr class="separator:a0c6b4c880365e1d8f53bbd9bf87e3704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab27391c672d83d2fb1daf9a08516925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#aab27391c672d83d2fb1daf9a08516925">CSL_ARM_R5_CLUSTER_GROUP_ID_1</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="memdesc:aab27391c672d83d2fb1daf9a08516925"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Cluster Group ID1.  <a href="cslr__soc__defines_8h.html#aab27391c672d83d2fb1daf9a08516925">More...</a><br /></td></tr>
<tr class="separator:aab27391c672d83d2fb1daf9a08516925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">R5 Core IDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="CSL_ArmR5CPUID"></a></p>
</div></td></tr>
<tr class="memitem:a162c05886a817c800439d22527292bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a162c05886a817c800439d22527292bf2">CSL_ARM_R5_CPU_ID_0</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:a162c05886a817c800439d22527292bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Core ID0.  <a href="cslr__soc__defines_8h.html#a162c05886a817c800439d22527292bf2">More...</a><br /></td></tr>
<tr class="separator:a162c05886a817c800439d22527292bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b61244adfaf851907bc188aa280eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cslr__soc__defines_8h.html#a31b61244adfaf851907bc188aa280eb8">CSL_ARM_R5_CPU_ID_1</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="memdesc:a31b61244adfaf851907bc188aa280eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">R5 Core ID1.  <a href="cslr__soc__defines_8h.html#a31b61244adfaf851907bc188aa280eb8">More...</a><br /></td></tr>
<tr class="separator:a31b61244adfaf851907bc188aa280eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aef84bbe654dc79388b81ab0c00a641ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef84bbe654dc79388b81ab0c00a641ae">&#9670;&nbsp;</a></span>CSL_UART_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_UART_PER_CNT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of UART instances. </p>

</div>
</div>
<a id="a5905884ccc33429a9cfd65e0b14b4ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5905884ccc33429a9cfd65e0b14b4ed7">&#9670;&nbsp;</a></span>CSL_SPI_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_SPI_PER_CNT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of SPI instances. </p>

</div>
</div>
<a id="a9d08656931c0988598042c2c4ad31e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d08656931c0988598042c2c4ad31e76">&#9670;&nbsp;</a></span>CSL_LIN_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_LIN_PER_CNT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of LIN instances. </p>

</div>
</div>
<a id="a18294f49eb47ce6a072ee42a8ad648c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18294f49eb47ce6a072ee42a8ad648c3">&#9670;&nbsp;</a></span>CSL_I2C_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_I2C_PER_CNT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of I2C instances. </p>

</div>
</div>
<a id="a2fcc249bce663ff478fa7715cae2a3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcc249bce663ff478fa7715cae2a3be">&#9670;&nbsp;</a></span>CSL_MCAN_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_MCAN_PER_CNT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of MCAN instances. </p>

</div>
</div>
<a id="a0a1b96136e507961c54732f038585167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1b96136e507961c54732f038585167">&#9670;&nbsp;</a></span>CSL_ETPWM_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ETPWM_PER_CNT&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of ETPWM instances. </p>

</div>
</div>
<a id="a0ab01335e714561c372131cdfed299d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab01335e714561c372131cdfed299d0">&#9670;&nbsp;</a></span>CSL_ECAP_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ECAP_PER_CNT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of ECAP instances. </p>

</div>
</div>
<a id="a469915d810d68c0a2917fad6adddbe00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469915d810d68c0a2917fad6adddbe00">&#9670;&nbsp;</a></span>CSL_EQEP_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_EQEP_PER_CNT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of EQEP instances. </p>

</div>
</div>
<a id="a8dd733a54e8c34e3577d8d3c9c3e7a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd733a54e8c34e3577d8d3c9c3e7a79">&#9670;&nbsp;</a></span>CSL_SDFM_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_SDFM_PER_CNT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of SDFM instances. </p>

</div>
</div>
<a id="aef471e05b1226e96f6c9971eb8298519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef471e05b1226e96f6c9971eb8298519">&#9670;&nbsp;</a></span>CSL_ADC_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ADC_PER_CNT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of ADC instances. </p>

</div>
</div>
<a id="ae92a42280d5b51ecd2520bd7d91ada42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92a42280d5b51ecd2520bd7d91ada42">&#9670;&nbsp;</a></span>CSL_CMPSSA_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CMPSSA_PER_CNT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of CMPSSA instances. </p>

</div>
</div>
<a id="ae85c0ff4e39e7dd9810f0a469c13c069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae85c0ff4e39e7dd9810f0a469c13c069">&#9670;&nbsp;</a></span>CSL_CMPSSB_PER_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CMPSSB_PER_CNT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of CMPSSB instances. </p>

</div>
</div>
<a id="ac02d077505e0a3dd80041f621c800774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02d077505e0a3dd80041f621c800774">&#9670;&nbsp;</a></span>SOC_EDMA_NUM_DMACH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_NUM_DMACH&#160;&#160;&#160;(64U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of DMA Channels. </p>

</div>
</div>
<a id="af8c683361dbe76b1491dd46287de5757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c683361dbe76b1491dd46287de5757">&#9670;&nbsp;</a></span>SOC_EDMA_NUM_QDMACH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_NUM_QDMACH&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of QDMA Channels. </p>

</div>
</div>
<a id="a0f1e8076c4e0db9bbb4aa5d270ffd939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1e8076c4e0db9bbb4aa5d270ffd939">&#9670;&nbsp;</a></span>SOC_EDMA_NUM_PARAMSETS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_NUM_PARAMSETS&#160;&#160;&#160;(256U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of PaRAM Sets available. </p>

</div>
</div>
<a id="a55dbc6e484eb4587e1dade5e67b6cf4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55dbc6e484eb4587e1dade5e67b6cf4a">&#9670;&nbsp;</a></span>SOC_EDMA_NUM_EVQUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_NUM_EVQUE&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Event Queues available. </p>

</div>
</div>
<a id="a7600147f8a47929f5136ea1e7cc6ecc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7600147f8a47929f5136ea1e7cc6ecc2">&#9670;&nbsp;</a></span>SOC_EDMA_CHMAPEXIST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_CHMAPEXIST&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Support for Channel to PaRAM Set mapping. </p>

</div>
</div>
<a id="a2d6f458125d02ffc88d872ff4d213eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6f458125d02ffc88d872ff4d213eb6">&#9670;&nbsp;</a></span>SOC_EDMA_NUM_REGIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_NUM_REGIONS&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of EDMA Regions. </p>

</div>
</div>
<a id="ae0db1f8165f87d6d2d38495602b941ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0db1f8165f87d6d2d38495602b941ff">&#9670;&nbsp;</a></span>SOC_EDMA_MEMPROTECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_MEMPROTECT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Support for Memory Protection. </p>

</div>
</div>
<a id="a2b32d7517a357bf01a96600328f66579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b32d7517a357bf01a96600328f66579">&#9670;&nbsp;</a></span>SOC_EDMA_NUM_TPTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_EDMA_NUM_TPTC&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Transfer Controllers available. </p>

</div>
</div>
<a id="a059b758304d4638fdeed24614f72b5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a059b758304d4638fdeed24614f72b5b2">&#9670;&nbsp;</a></span>EDMA_TPCC_A_ERRINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPCC_A_ERRINT&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_ERRINT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a136eb7bcc3b7b6451406844d7d9bf8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136eb7bcc3b7b6451406844d7d9bf8df">&#9670;&nbsp;</a></span>EDMA_TPCC_A_MPINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPCC_A_MPINT&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_MPINT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b0a76c67c312070edb3304cc10568c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0a76c67c312070edb3304cc10568c0">&#9670;&nbsp;</a></span>EDMA_TPTC_A0_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPTC_A0_ERR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A0_ERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a0bb4cd7079307cf3853d4716e1701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a0bb4cd7079307cf3853d4716e1701">&#9670;&nbsp;</a></span>EDMA_TPTC_A1_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPTC_A1_ERR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A1_ERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7252553f5407ed4e17597ccf32bb00af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7252553f5407ed4e17597ccf32bb00af">&#9670;&nbsp;</a></span>EDMA_TPCC_A_PAR_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPCC_A_PAR_ERR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_PAR_ERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6803a81fe9a298e92eb94e78f61e86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6803a81fe9a298e92eb94e78f61e86c">&#9670;&nbsp;</a></span>EDMA_TPCC_A_WRITE_ACCESS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPCC_A_WRITE_ACCESS_ERROR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_WRITE_ACCESS_ERROR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53bc4c4a2bf0bd488bc63a17cb7a6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53bc4c4a2bf0bd488bc63a17cb7a6a5">&#9670;&nbsp;</a></span>EDMA_TPTC_A0_WRITE_ACCESS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPTC_A0_WRITE_ACCESS_ERROR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A0_WRITE_ACCESS_ERROR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa43c99f53f6b9ba5184080cc3c370672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43c99f53f6b9ba5184080cc3c370672">&#9670;&nbsp;</a></span>EDMA_TPTC_A1_WRITE_ACCESS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPTC_A1_WRITE_ACCESS_ERROR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A1_WRITE_ACCESS_ERROR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c35255cb8b8f67d05784240fb41269a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c35255cb8b8f67d05784240fb41269a">&#9670;&nbsp;</a></span>EDMA_TPCC_A_READ_ACCESS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPCC_A_READ_ACCESS_ERROR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPCC_A_READ_ACCESS_ERROR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33f4aa783ddca616bf930bbe4f15e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33f4aa783ddca616bf930bbe4f15e60">&#9670;&nbsp;</a></span>EDMA_TPTC_A0_READ_ACCESS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPTC_A0_READ_ACCESS_ERROR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A0_READ_ACCESS_ERROR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb8c7cb16a48778a3a35d394234662df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8c7cb16a48778a3a35d394234662df">&#9670;&nbsp;</a></span>EDMA_TPTC_A1_READ_ACCESS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA_TPTC_A1_READ_ACCESS_ERROR&#160;&#160;&#160;(CSL_MSS_CTRL_TPCC0_ERRAGG_STATUS_TPTC_A1_READ_ACCESS_ERROR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0964d77e224df5426f998eb05b1ed318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0964d77e224df5426f998eb05b1ed318">&#9670;&nbsp;</a></span>MCAN_MSG_RAM_MAX_WORD_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCAN_MSG_RAM_MAX_WORD_COUNT&#160;&#160;&#160;(4352U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24f959f7e690a2220b61c3f4c0d19ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f959f7e690a2220b61c3f4c0d19ff3">&#9670;&nbsp;</a></span>MCAN_MAX_RX_DMA_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCAN_MAX_RX_DMA_BUFFERS&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of Rx Dma buffers. </p>

</div>
</div>
<a id="a30bd44c95b7bb1160a5cafd2dcdc07c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bd44c95b7bb1160a5cafd2dcdc07c2">&#9670;&nbsp;</a></span>MCAN_MAX_TX_DMA_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCAN_MAX_TX_DMA_BUFFERS&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of Tx Dma buffers. </p>

</div>
</div>
<a id="aa04b35c9bcb536d9156fa68c19755142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04b35c9bcb536d9156fa68c19755142">&#9670;&nbsp;</a></span>FSI_MAX_TX_DMA_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSI_MAX_TX_DMA_BUFFERS&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of FSI Tx Dma buffers. </p>

</div>
</div>
<a id="aed59bef2c09a2aaac2ef5ad0589c8fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed59bef2c09a2aaac2ef5ad0589c8fa3">&#9670;&nbsp;</a></span>FSI_MAX_RX_DMA_BUFFERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSI_MAX_RX_DMA_BUFFERS&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of FSI Rx Dma buffers. </p>

</div>
</div>
<a id="a7e6de0d03257c026ea10fee5a746fb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6de0d03257c026ea10fee5a746fb0e">&#9670;&nbsp;</a></span>MCSPI_DMA_IS_FIFO_SUPPORTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DMA_IS_FIFO_SUPPORTED&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Whether FIFO is supported in MCSPI DMA MODE. </p>

</div>
</div>
<a id="a822173b770be26a93c3bec07938fe6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a822173b770be26a93c3bec07938fe6d8">&#9670;&nbsp;</a></span>CSL_CORE_ID_R5FSS0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CORE_ID_R5FSS0_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a5b4840c743a891534e4d7f6d2699f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5b4840c743a891534e4d7f6d2699f3">&#9670;&nbsp;</a></span>CSL_CORE_ID_R5FSS0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CORE_ID_R5FSS0_1&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74afb5f1cfa67cee388a1c3bebb3ded3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74afb5f1cfa67cee388a1c3bebb3ded3">&#9670;&nbsp;</a></span>CSL_CORE_ID_R5FSS1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CORE_ID_R5FSS1_0&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae426f84ccf4813ca83ff492212d636c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae426f84ccf4813ca83ff492212d636c8">&#9670;&nbsp;</a></span>CSL_CORE_ID_R5FSS1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CORE_ID_R5FSS1_1&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a917fddacaa76757d5cd25c09464c71db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917fddacaa76757d5cd25c09464c71db">&#9670;&nbsp;</a></span>CSL_CORE_ID_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CORE_ID_MAX&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1883ade94db5c4df6e5e98f14fb65bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1883ade94db5c4df6e5e98f14fb65bf">&#9670;&nbsp;</a></span>PRIV_ID_M4FSS0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_M4FSS0_0&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec076bdad3b4a525f7ffcb300b69e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec076bdad3b4a525f7ffcb300b69e7c">&#9670;&nbsp;</a></span>PRIV_ID_R5FSS0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_R5FSS0_0&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc86bd26cef37a835b57a203fd67f61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc86bd26cef37a835b57a203fd67f61e">&#9670;&nbsp;</a></span>PRIV_ID_R5FSS0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_R5FSS0_1&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a928c92b01bae99ba119593ab0255c93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928c92b01bae99ba119593ab0255c93c">&#9670;&nbsp;</a></span>PRIV_ID_R5FSS1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_R5FSS1_0&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4688eb62a6c2daa60dd369a56853880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4688eb62a6c2daa60dd369a56853880">&#9670;&nbsp;</a></span>PRIV_ID_R5FSS1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_R5FSS1_1&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9e56434a65a8fe2a0ba748bc7aeb7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e56434a65a8fe2a0ba748bc7aeb7c4">&#9670;&nbsp;</a></span>PRIV_ID_ICSSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_ICSSM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59c044b9739c81fb0fd285bf115c7ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c044b9739c81fb0fd285bf115c7ae4">&#9670;&nbsp;</a></span>PRIV_ID_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRIV_ID_CPSW&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55a85c62a1ecff16de2b2e5294f7a40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55a85c62a1ecff16de2b2e5294f7a40a">&#9670;&nbsp;</a></span>MSS_SYS_VCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSS_SYS_VCLK&#160;&#160;&#160;200000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebd865f68726e91ada9ab36597e1a6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd865f68726e91ada9ab36597e1a6b7">&#9670;&nbsp;</a></span>R5F_CLOCK_MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R5F_CLOCK_MHZ&#160;&#160;&#160;400U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c6b4c880365e1d8f53bbd9bf87e3704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6b4c880365e1d8f53bbd9bf87e3704">&#9670;&nbsp;</a></span>CSL_ARM_R5_CLUSTER_GROUP_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ARM_R5_CLUSTER_GROUP_ID_0&#160;&#160;&#160;((uint32_t) 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R5 Cluster Group ID0. </p>

</div>
</div>
<a id="aab27391c672d83d2fb1daf9a08516925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab27391c672d83d2fb1daf9a08516925">&#9670;&nbsp;</a></span>CSL_ARM_R5_CLUSTER_GROUP_ID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ARM_R5_CLUSTER_GROUP_ID_1&#160;&#160;&#160;((uint32_t) 0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R5 Cluster Group ID1. </p>

</div>
</div>
<a id="a162c05886a817c800439d22527292bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162c05886a817c800439d22527292bf2">&#9670;&nbsp;</a></span>CSL_ARM_R5_CPU_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ARM_R5_CPU_ID_0&#160;&#160;&#160;((uint32_t) 0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R5 Core ID0. </p>

</div>
</div>
<a id="a31b61244adfaf851907bc188aa280eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b61244adfaf851907bc188aa280eb8">&#9670;&nbsp;</a></span>CSL_ARM_R5_CPU_ID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_ARM_R5_CPU_ID_1&#160;&#160;&#160;((uint32_t) 0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R5 Core ID1. </p>

</div>
</div>
<a id="af276ca59da5e6c7871f8f60078b12eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af276ca59da5e6c7871f8f60078b12eae">&#9670;&nbsp;</a></span>CSL_CORE_R5F_INTR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_CORE_R5F_INTR_MAX&#160;&#160;&#160;(256U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of interrupts for r5f interrupts for this device. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_9b752d60bb491aa49580f5d3b011cdc2.html">hw_include</a></li><li class="navelem"><a class="el" href="dir_ea976502d3ec28bf7a174df6fda3f0cb.html">am263x</a></li><li class="navelem"><a class="el" href="cslr__soc__defines_8h.html">cslr_soc_defines.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
