
---------- Begin Simulation Statistics ----------
final_tick                                83541512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 418533                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659604                       # Number of bytes of host memory used
host_op_rate                                   419355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   238.93                       # Real time elapsed on the host
host_tick_rate                              349648732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083542                       # Number of seconds simulated
sim_ticks                                 83541512500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.670830                       # CPI: cycles per instruction
system.cpu.discardedOps                        191073                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34536773                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598505                       # IPC: instructions per cycle
system.cpu.numCycles                        167083025                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132546252                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       817846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1635883                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            159                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486757                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104995                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102868                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.898955                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65410                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51209982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51209982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51214531                       # number of overall hits
system.cpu.dcache.overall_hits::total        51214531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       826463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         826463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       830335                       # number of overall misses
system.cpu.dcache.overall_misses::total        830335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21837039500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21837039500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21837039500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21837039500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52036445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52036445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52044866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52044866                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015882                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015954                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26422.283272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26422.283272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26299.071459                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26299.071459                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       783035                       # number of writebacks
system.cpu.dcache.writebacks::total            783035                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9806                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9806                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       816657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       816657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       817647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       817647                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19952789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19952789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20070909500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20070909500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015694                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015694                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015710                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24432.276341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24432.276341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24547.157270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24547.157270                       # average overall mshr miss latency
system.cpu.dcache.replacements                 817519                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40648054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40648054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       439326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        439326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8579558500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8579558500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41087380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41087380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19528.911332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19528.911332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       438123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       438123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8025855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8025855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18318.725563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18318.725563                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10561928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10561928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       387137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       387137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13257481000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13257481000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34244.933964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34244.933964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8603                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8603                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       378534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       378534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11926934500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11926934500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31508.225153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31508.225153                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4549                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4549                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.459803                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.459803                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          990                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    118120000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    118120000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.117563                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.117563                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119313.131313                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119313.131313                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.578230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032254                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            817647                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.636574                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.578230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104907531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104907531                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42690969                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43480001                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7250583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7250583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7250583                       # number of overall hits
system.cpu.icache.overall_hits::total         7250583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            390                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          390                       # number of overall misses
system.cpu.icache.overall_misses::total           390                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7250973                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7250973                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7250973                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7250973                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88643.589744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88643.589744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88643.589744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88643.589744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          327                       # number of writebacks
system.cpu.icache.writebacks::total               327                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34181000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34181000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87643.589744                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87643.589744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87643.589744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87643.589744                       # average overall mshr miss latency
system.cpu.icache.replacements                    327                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7250583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7250583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           390                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7250973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7250973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88643.589744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88643.589744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87643.589744                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87643.589744                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            60.493573                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7250973                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               390                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18592.238462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    60.493573                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.945212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.945212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14502336                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14502336                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83541512500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               754479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   754627                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 148                       # number of overall hits
system.l2.overall_hits::.cpu.data              754479                       # number of overall hits
system.l2.overall_hits::total                  754627                       # number of overall hits
system.l2.demand_misses::.cpu.inst                242                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              63168                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               242                       # number of overall misses
system.l2.overall_misses::.cpu.data             63168                       # number of overall misses
system.l2.overall_misses::total                 63410                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10110381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10141605000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31224000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10110381000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10141605000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           817647                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               818037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          817647                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              818037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.620513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.077256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.620513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.077256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 129024.793388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 160055.423632                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 159936.997319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 129024.793388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 160055.423632                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 159936.997319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42792                       # number of writebacks
system.l2.writebacks::total                     42792                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         63161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        63161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63402                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9477676000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9506387000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9477676000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9506387000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.617949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.077247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.617949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.077247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 119132.780083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 150055.825589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149938.282704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 119132.780083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 150055.825589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149938.282704                       # average overall mshr miss latency
system.l2.replacements                          59394                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       783035                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           783035                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       783035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       783035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          288                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              288                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          288                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          288                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            332770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                332770                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           45764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7849609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7849609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        378534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            378534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.120898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.120898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 171523.664889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 171523.664889                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        45764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7391969000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7391969000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.120898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.120898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 161523.664889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 161523.664889                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31224000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31224000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.620513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 129024.793388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 129024.793388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          241                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28711000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28711000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.617949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.617949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 119132.780083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119132.780083                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        421709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            421709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2260772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2260772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       439113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        439113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.039634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 129899.563319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129899.563319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2085707000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2085707000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 119888.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119888.888889                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4008.179753                       # Cycle average of tags in use
system.l2.tags.total_refs                     1635608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.761663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.339982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.022958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3958.816813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13148434                       # Number of tag accesses
system.l2.tags.data_accesses                 13148434                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    342336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    505180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.076993944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              571672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             323064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       63402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42792                       # Number of write requests accepted
system.mem_ctrls.readBursts                    507216                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   342336                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    108                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                507216                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               342336                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   47034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   47141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   47734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   16640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  16351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  15658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        20258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.032481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.732435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    229.633207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        20247     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20258                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.898065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.732812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.697503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17953     88.62%     88.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.23%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               83      0.41%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      0.46%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.14%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      0.20%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.30%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               51      0.25%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1676      8.27%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.12%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.08%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.04%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               12      0.06%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.02%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               13      0.06%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              124      0.61%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                8      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20258                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                32461824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21909504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    388.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83533733000                       # Total gap between requests
system.mem_ctrls.avgGap                     786614.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       123392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     32331520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     21908544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1477014.196983804926                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 387011427.402634143829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 262247394.671002626419                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       505288                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       342336                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    112260000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  44218644250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1993672844500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     58226.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     87511.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5823731.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       123392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     32338432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      32461824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       123392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       123392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     21909504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     21909504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          241                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        63161                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          63402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        42792                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         42792                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1477014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    387094165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        388571179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1477014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1477014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    262258886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       262258886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    262258886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1477014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    387094165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       650830065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               507108                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              342321                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        32072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        32001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        31993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        31792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        31368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        31728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        31504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        31456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        31400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        32081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        31880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        31936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        21400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        21496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        21512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        21216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        21512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        21256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        21624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        21384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        21329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        20976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        21192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        21576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        21312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        21664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        21352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        21520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             34822629250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2535540000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        44330904250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                68669.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           87419.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              467578                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             312854                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        68997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   787.910431                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   705.634347                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   286.707567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1895      2.75%      2.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          789      1.14%      3.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          944      1.37%      5.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2210      3.20%      8.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        21857     31.68%     40.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1120      1.62%     41.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          545      0.79%     42.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1030      1.49%     44.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        38607     55.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        68997                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              32454912                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           21908544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              388.488442                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              262.247395                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       247079700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       131325975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1812317640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     894708000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6594472560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10100703810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23574084960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43354692645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.959872                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61089333500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2789540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  19662639000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       245558880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       130517640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1808433480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     892207620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6594472560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10075634640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23595195840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43342020660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.808187                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  61140683500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2789540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19611289000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17638                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42792                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16445                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45764                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       186041                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 186041                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     54371328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                54371328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             63402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   63402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               63402                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1503395750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2117231500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            439503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       825827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          327                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           51086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           378534                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          378534                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       439113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1107                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2452813                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2453920                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       367104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    819549184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              819916288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           59394                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21909504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           877431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000486                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022132                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 877007     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    422      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             877431                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83541512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7084837500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3315499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6950002993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
