-- Bibliotecas
library IEEE;
use IEEE.std_logic_1164.all;

-- Declaracion de entidad
entity genEna is
  generic(
    N: natural := 100
);
	port(
		
		clk_i: in std_logic;
		rst_i: in std_logic;
		q_o  : out std_logic
	);
end entity genEna;

-- Cuerpo de arquitectura
architecture genEna_arq of genEna is
	-- Parte declarativa
begin
	-- Parte descriptiva
	
	process(clk_i)
	   variable aux: integer range 0 to N:= 0;
	begin
	   if rising_edge(clk_i) then
	     if rst_i = '1' then
	       q_o <= '0';
	     elsif aux = N then
	       q_o <= '1';
	       aux := 0;
	     else
	       aux := aux + 1;
	       q_o <= '0';
	     end if;
	   end if;
  end process;
end architecture genEna_arq;