<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Clock Domains</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part46.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part48.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark50">&zwnj;</a>Clock Domains</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design consists of two parallel traffic generator and checker blocks, one for each NAP interface and one for each DC interface. The clock domains are listed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 32 • Clock Domains on Speedster7t AC7t1400 and AC7t1500</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s20" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Source <span class="s21">(†)</span></p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s20" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="21" alt="image" src="Image_399.png"/></span></p><p class="s22" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">i_nap_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">NAP interface clock source.</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="127" height="21" alt="image" src="Image_400.png"/></span></p><p class="s22" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Corresponding DC interface clock domain source.</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="21" alt="image" src="Image_401.png"/></span></p><p class="s22" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Register control block clock domain source.</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="21" alt="image" src="Image_402.png"/></span></p><p class="s22" style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">i_adm_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s23" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Achronix Device Manager clock domain source.</p></td></tr><tr style="height:152pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="188" alt="image" src="Image_403.png"/></span></p><p class="s29" style="padding-top: 12pt;padding-left: 13pt;text-indent: 0pt;text-align: left;"> <span class="s24">table note</span></p><p class="s23" style="padding-top: 2pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">† The frequencies of these clocks are set by their respective PLLs. For simulation, the clock frequencies</p><p class="s23" style="padding-top: 4pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">are defined by parameters in the top-level testbench file, <span class="s30">/src/tb/tb_gddr_ref_design.sv </span>.</p><p class="s23" style="padding-top: 1pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">These clocks are</p><p style="padding-left: 33pt;text-indent: 0pt;line-height: 142%;text-align: left;"><span class="s23">asynchronous to one another. Therefore, clock domain crossing circuits are employed for signals interfacing between these two domains. In addition, they are defined as separate clock groups in </span><span class="s22">/ </span><span class="s31" style=" background-color: #F3F4F7;">src/constraints/ace_constraints.sdc and /src/constraints/</span><span class="s22"> synplify_constraints.sdc </span><span class="s23">.</span></p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_404.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">For consistency, maintain the same frequency/period values in both testbench and synthesis constraint files.</p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">For consistency, maintain the same frequency/period values in both testbench and synthesis constraint files.</p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s28" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">For consistency, maintain the same frequency/period values in both testbench and synthesis constraint files.</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part46.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part48.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
