{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516209628723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516209628728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 22:50:28 2018 " "Processing started: Wed Jan 17 22:50:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516209628728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209628728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_implementation -c uart_implementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_implementation -c uart_implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209628728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516209629257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516209629258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 3 3 " "Found 3 design units, including 3 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516209645724 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516209645724 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tb " "Found entity 3: uart_tb" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516209645724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209645724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_implementation.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_implementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_implementation " "Found entity 1: uart_implementation" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516209645727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209645727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_implementation " "Elaborating entity \"uart_implementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516209645767 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "r_Clock uart_implementation.v(68) " "Verilog HDL warning at uart_implementation.v(68): assignments to r_Clock create a combinational loop" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 68 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1516209645815 "|uart_implementation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Passed - Correct Byte Received uart_implementation.v(91) " "Verilog HDL Display System Task info at uart_implementation.v(91): Test Passed - Correct Byte Received" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 91 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209645815 "|uart_implementation"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Test Failed - Incorrect Byte Received uart_implementation.v(93) " "Verilog HDL Display System Task info at uart_implementation.v(93): Test Failed - Incorrect Byte Received" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 93 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209645815 "|uart_implementation"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR uart_implementation.v(2) " "Output port \"LEDR\" at uart_implementation.v(2) has no driver" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1516209645815 "|uart_implementation"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG uart_implementation.v(3) " "Output port \"LEDG\" at uart_implementation.v(3) has no driver" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1516209645815 "|uart_implementation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX_INST " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX_INST\"" {  } { { "uart_implementation.v" "UART_RX_INST" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516209645816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(70) " "Verilog HDL assignment warning at uart.v(70): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645817 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(81) " "Verilog HDL assignment warning at uart.v(81): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645818 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645818 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(110) " "Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645818 "|uart_implementation|uart_rx:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX_INST " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX_INST\"" {  } { { "uart_implementation.v" "UART_TX_INST" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516209645819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(197) " "Verilog HDL assignment warning at uart.v(197): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645820 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(215) " "Verilog HDL assignment warning at uart.v(215): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645820 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(225) " "Verilog HDL assignment warning at uart.v(225): truncated value with size 32 to match size of target (3)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645820 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(245) " "Verilog HDL assignment warning at uart.v(245): truncated value with size 32 to match size of target (8)" {  } { { "uart.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516209645820 "|uart_implementation|uart_tx:UART_TX_INST"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516209646367 "|uart_implementation|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1516209646367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1516209646377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1516209646617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516209646617 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "uart_implementation.v" "" { Text "E:/Semester-4 ENTC/CWwork/elec iii/UART cw/uart_implementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516209646737 "|uart_implementation|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1516209646737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516209646738 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516209646738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516209646738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516209646792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 22:50:46 2018 " "Processing ended: Wed Jan 17 22:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516209646792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516209646792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516209646792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516209646792 ""}
