$date
	Sat Oct 22 23:05:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#227365
b101 !
1"
#227366
b101 &
b101 %
1$
#227367
0"
#227370
b10000 &
b10000 %
#227374
b1000 &
b1000 %
#227378
b100 &
b100 %
#227382
b10 &
b10 %
#227386
b1 &
b1 %
1#
#227390
b0 &
0#
b0 %
0$
#1239854
b10010 &
b10010 %
1$
b10010 !
1"
#1239855
0"
#1239858
b1001 &
b1001 %
#1239862
b11100 &
b11100 %
#1239866
b1110 &
b1110 %
#1239870
b111 &
b111 %
#1239874
b10110 &
b10110 %
#1239878
b1011 &
b1011 %
#1239882
b100010 &
b100010 %
#1239886
b10001 &
b10001 %
#1239890
b110100 &
b110100 %
#1239894
b11010 &
b11010 %
#1239898
b1101 &
b1101 %
#1239902
b101000 &
b101000 %
#1239906
b10100 &
b10100 %
#1239910
b1010 &
b1010 %
#1239914
b101 &
b101 %
#1239918
b10000 &
b10000 %
#1239922
b1000 &
b1000 %
#1239926
b100 &
b100 %
#1239930
b10 &
b10 %
#1239934
b1 &
1#
b1 %
#1239938
b0 &
b0 %
0#
0$
#2207531
b11010 !
1"
#2207534
b11010 &
b11010 %
1$
#2207535
0"
#2207538
b1101 &
b1101 %
#2207542
b101000 &
b101000 %
#2207546
b10100 &
b10100 %
#2207550
b1010 &
b1010 %
#2207554
b101 &
b101 %
#2207558
b10000 &
b10000 %
#2207562
b1000 &
b1000 %
#2207566
b100 &
b100 %
#2207570
b10 &
b10 %
#2207574
b1 &
1#
b1 %
#2207578
b0 &
b0 %
0#
0$
#4500012
