
ohmimetro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002868  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002978  08002978  00012978  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080029e0  080029e0  000129e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080029e4  080029e4  000129e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000006c  20000000  080029e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000404  2000006c  08002a54  0002006c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000470  08002a54  00020470  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ff0b  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002714  00000000  00000000  0002ffa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003b42  00000000  00000000  000326b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000007a0  00000000  00000000  000361f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000930  00000000  00000000  00036998  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004446  00000000  00000000  000372c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002888  00000000  00000000  0003b70e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003df96  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000018cc  00000000  00000000  0003e014  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08002960 	.word	0x08002960

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08002960 	.word	0x08002960

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__aeabi_d2f>:
 80008e4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008ec:	bf24      	itt	cs
 80008ee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008f6:	d90d      	bls.n	8000914 <__aeabi_d2f+0x30>
 80008f8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80008fc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000900:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000904:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000908:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800090c:	bf08      	it	eq
 800090e:	f020 0001 	biceq.w	r0, r0, #1
 8000912:	4770      	bx	lr
 8000914:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000918:	d121      	bne.n	800095e <__aeabi_d2f+0x7a>
 800091a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800091e:	bfbc      	itt	lt
 8000920:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000924:	4770      	bxlt	lr
 8000926:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800092e:	f1c2 0218 	rsb	r2, r2, #24
 8000932:	f1c2 0c20 	rsb	ip, r2, #32
 8000936:	fa10 f30c 	lsls.w	r3, r0, ip
 800093a:	fa20 f002 	lsr.w	r0, r0, r2
 800093e:	bf18      	it	ne
 8000940:	f040 0001 	orrne.w	r0, r0, #1
 8000944:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000948:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800094c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000950:	ea40 000c 	orr.w	r0, r0, ip
 8000954:	fa23 f302 	lsr.w	r3, r3, r2
 8000958:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800095c:	e7cc      	b.n	80008f8 <__aeabi_d2f+0x14>
 800095e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000962:	d107      	bne.n	8000974 <__aeabi_d2f+0x90>
 8000964:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000968:	bf1e      	ittt	ne
 800096a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800096e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000972:	4770      	bxne	lr
 8000974:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000978:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800097c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop

08000984 <__aeabi_frsub>:
 8000984:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000988:	e002      	b.n	8000990 <__addsf3>
 800098a:	bf00      	nop

0800098c <__aeabi_fsub>:
 800098c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000990 <__addsf3>:
 8000990:	0042      	lsls	r2, r0, #1
 8000992:	bf1f      	itttt	ne
 8000994:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000998:	ea92 0f03 	teqne	r2, r3
 800099c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a4:	d06a      	beq.n	8000a7c <__addsf3+0xec>
 80009a6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009aa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009ae:	bfc1      	itttt	gt
 80009b0:	18d2      	addgt	r2, r2, r3
 80009b2:	4041      	eorgt	r1, r0
 80009b4:	4048      	eorgt	r0, r1
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	bfb8      	it	lt
 80009ba:	425b      	neglt	r3, r3
 80009bc:	2b19      	cmp	r3, #25
 80009be:	bf88      	it	hi
 80009c0:	4770      	bxhi	lr
 80009c2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009ce:	bf18      	it	ne
 80009d0:	4240      	negne	r0, r0
 80009d2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009d6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009da:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009de:	bf18      	it	ne
 80009e0:	4249      	negne	r1, r1
 80009e2:	ea92 0f03 	teq	r2, r3
 80009e6:	d03f      	beq.n	8000a68 <__addsf3+0xd8>
 80009e8:	f1a2 0201 	sub.w	r2, r2, #1
 80009ec:	fa41 fc03 	asr.w	ip, r1, r3
 80009f0:	eb10 000c 	adds.w	r0, r0, ip
 80009f4:	f1c3 0320 	rsb	r3, r3, #32
 80009f8:	fa01 f103 	lsl.w	r1, r1, r3
 80009fc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a00:	d502      	bpl.n	8000a08 <__addsf3+0x78>
 8000a02:	4249      	negs	r1, r1
 8000a04:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a08:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a0c:	d313      	bcc.n	8000a36 <__addsf3+0xa6>
 8000a0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a12:	d306      	bcc.n	8000a22 <__addsf3+0x92>
 8000a14:	0840      	lsrs	r0, r0, #1
 8000a16:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1a:	f102 0201 	add.w	r2, r2, #1
 8000a1e:	2afe      	cmp	r2, #254	; 0xfe
 8000a20:	d251      	bcs.n	8000ac6 <__addsf3+0x136>
 8000a22:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2a:	bf08      	it	eq
 8000a2c:	f020 0001 	biceq.w	r0, r0, #1
 8000a30:	ea40 0003 	orr.w	r0, r0, r3
 8000a34:	4770      	bx	lr
 8000a36:	0049      	lsls	r1, r1, #1
 8000a38:	eb40 0000 	adc.w	r0, r0, r0
 8000a3c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a40:	f1a2 0201 	sub.w	r2, r2, #1
 8000a44:	d1ed      	bne.n	8000a22 <__addsf3+0x92>
 8000a46:	fab0 fc80 	clz	ip, r0
 8000a4a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a4e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a52:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a56:	bfaa      	itet	ge
 8000a58:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a5c:	4252      	neglt	r2, r2
 8000a5e:	4318      	orrge	r0, r3
 8000a60:	bfbc      	itt	lt
 8000a62:	40d0      	lsrlt	r0, r2
 8000a64:	4318      	orrlt	r0, r3
 8000a66:	4770      	bx	lr
 8000a68:	f092 0f00 	teq	r2, #0
 8000a6c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a70:	bf06      	itte	eq
 8000a72:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a76:	3201      	addeq	r2, #1
 8000a78:	3b01      	subne	r3, #1
 8000a7a:	e7b5      	b.n	80009e8 <__addsf3+0x58>
 8000a7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a84:	bf18      	it	ne
 8000a86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8a:	d021      	beq.n	8000ad0 <__addsf3+0x140>
 8000a8c:	ea92 0f03 	teq	r2, r3
 8000a90:	d004      	beq.n	8000a9c <__addsf3+0x10c>
 8000a92:	f092 0f00 	teq	r2, #0
 8000a96:	bf08      	it	eq
 8000a98:	4608      	moveq	r0, r1
 8000a9a:	4770      	bx	lr
 8000a9c:	ea90 0f01 	teq	r0, r1
 8000aa0:	bf1c      	itt	ne
 8000aa2:	2000      	movne	r0, #0
 8000aa4:	4770      	bxne	lr
 8000aa6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aaa:	d104      	bne.n	8000ab6 <__addsf3+0x126>
 8000aac:	0040      	lsls	r0, r0, #1
 8000aae:	bf28      	it	cs
 8000ab0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab4:	4770      	bx	lr
 8000ab6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000aba:	bf3c      	itt	cc
 8000abc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac0:	4770      	bxcc	lr
 8000ac2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ac6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	4770      	bx	lr
 8000ad0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad4:	bf16      	itet	ne
 8000ad6:	4608      	movne	r0, r1
 8000ad8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000adc:	4601      	movne	r1, r0
 8000ade:	0242      	lsls	r2, r0, #9
 8000ae0:	bf06      	itte	eq
 8000ae2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ae6:	ea90 0f01 	teqeq	r0, r1
 8000aea:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_ui2f>:
 8000af0:	f04f 0300 	mov.w	r3, #0
 8000af4:	e004      	b.n	8000b00 <__aeabi_i2f+0x8>
 8000af6:	bf00      	nop

08000af8 <__aeabi_i2f>:
 8000af8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000afc:	bf48      	it	mi
 8000afe:	4240      	negmi	r0, r0
 8000b00:	ea5f 0c00 	movs.w	ip, r0
 8000b04:	bf08      	it	eq
 8000b06:	4770      	bxeq	lr
 8000b08:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b0c:	4601      	mov	r1, r0
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	e01c      	b.n	8000b4e <__aeabi_l2f+0x2a>

08000b14 <__aeabi_ul2f>:
 8000b14:	ea50 0201 	orrs.w	r2, r0, r1
 8000b18:	bf08      	it	eq
 8000b1a:	4770      	bxeq	lr
 8000b1c:	f04f 0300 	mov.w	r3, #0
 8000b20:	e00a      	b.n	8000b38 <__aeabi_l2f+0x14>
 8000b22:	bf00      	nop

08000b24 <__aeabi_l2f>:
 8000b24:	ea50 0201 	orrs.w	r2, r0, r1
 8000b28:	bf08      	it	eq
 8000b2a:	4770      	bxeq	lr
 8000b2c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b30:	d502      	bpl.n	8000b38 <__aeabi_l2f+0x14>
 8000b32:	4240      	negs	r0, r0
 8000b34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b38:	ea5f 0c01 	movs.w	ip, r1
 8000b3c:	bf02      	ittt	eq
 8000b3e:	4684      	moveq	ip, r0
 8000b40:	4601      	moveq	r1, r0
 8000b42:	2000      	moveq	r0, #0
 8000b44:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b48:	bf08      	it	eq
 8000b4a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b52:	fabc f28c 	clz	r2, ip
 8000b56:	3a08      	subs	r2, #8
 8000b58:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b5c:	db10      	blt.n	8000b80 <__aeabi_l2f+0x5c>
 8000b5e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b62:	4463      	add	r3, ip
 8000b64:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b68:	f1c2 0220 	rsb	r2, r2, #32
 8000b6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b70:	fa20 f202 	lsr.w	r2, r0, r2
 8000b74:	eb43 0002 	adc.w	r0, r3, r2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f102 0220 	add.w	r2, r2, #32
 8000b84:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b88:	f1c2 0220 	rsb	r2, r2, #32
 8000b8c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b90:	fa21 f202 	lsr.w	r2, r1, r2
 8000b94:	eb43 0002 	adc.w	r0, r3, r2
 8000b98:	bf08      	it	eq
 8000b9a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b9e:	4770      	bx	lr

08000ba0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000ba0:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <HAL_InitTick+0x24>)
{
 8000ba2:	b510      	push	{r4, lr}
 8000ba4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000ba6:	6818      	ldr	r0, [r3, #0]
 8000ba8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bac:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bb0:	f000 fa44 	bl	800103c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4621      	mov	r1, r4
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	f000 fa0a 	bl	8000fd4 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	bd10      	pop	{r4, pc}
 8000bc4:	20000004 	.word	0x20000004

08000bc8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bc8:	4a07      	ldr	r2, [pc, #28]	; (8000be8 <HAL_Init+0x20>)
{
 8000bca:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bcc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bce:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd0:	f043 0310 	orr.w	r3, r3, #16
 8000bd4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd6:	f000 f9eb 	bl	8000fb0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f7ff ffe0 	bl	8000ba0 <HAL_InitTick>
  HAL_MspInit();
 8000be0:	f001 f97a 	bl	8001ed8 <HAL_MspInit>
}
 8000be4:	2000      	movs	r0, #0
 8000be6:	bd08      	pop	{r3, pc}
 8000be8:	40022000 	.word	0x40022000

08000bec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000bec:	4a02      	ldr	r2, [pc, #8]	; (8000bf8 <HAL_IncTick+0xc>)
 8000bee:	6813      	ldr	r3, [r2, #0]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	6013      	str	r3, [r2, #0]
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200000a0 	.word	0x200000a0

08000bfc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000bfc:	4b01      	ldr	r3, [pc, #4]	; (8000c04 <HAL_GetTick+0x8>)
 8000bfe:	6818      	ldr	r0, [r3, #0]
}
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	200000a0 	.word	0x200000a0

08000c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000c08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000c0a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c0c:	f7ff fff6 	bl	8000bfc <HAL_GetTick>
 8000c10:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 8000c12:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c14:	1c63      	adds	r3, r4, #1
  {
     wait++;
 8000c16:	bf18      	it	ne
 8000c18:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c1a:	f7ff ffef 	bl	8000bfc <HAL_GetTick>
 8000c1e:	1b40      	subs	r0, r0, r5
 8000c20:	42a0      	cmp	r0, r4
 8000c22:	d3fa      	bcc.n	8000c1a <HAL_Delay+0x12>
  {
  }
}
 8000c24:	b003      	add	sp, #12
 8000c26:	bd30      	pop	{r4, r5, pc}

08000c28 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000c28:	6803      	ldr	r3, [r0, #0]
 8000c2a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000c2c:	4770      	bx	lr
	...

08000c30 <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000c30:	2300      	movs	r3, #0
{ 
 8000c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000c34:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c36:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d074      	beq.n	8000d28 <HAL_ADC_ConfigChannel+0xf8>
 8000c3e:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000c40:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000c42:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000c46:	2d06      	cmp	r5, #6
 8000c48:	6802      	ldr	r2, [r0, #0]
 8000c4a:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000c4e:	680c      	ldr	r4, [r1, #0]
 8000c50:	d825      	bhi.n	8000c9e <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000c52:	442b      	add	r3, r5
 8000c54:	251f      	movs	r5, #31
 8000c56:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000c58:	3b05      	subs	r3, #5
 8000c5a:	409d      	lsls	r5, r3
 8000c5c:	ea26 0505 	bic.w	r5, r6, r5
 8000c60:	fa04 f303 	lsl.w	r3, r4, r3
 8000c64:	432b      	orrs	r3, r5
 8000c66:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000c68:	2c09      	cmp	r4, #9
 8000c6a:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000c6e:	688d      	ldr	r5, [r1, #8]
 8000c70:	d92f      	bls.n	8000cd2 <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000c72:	2607      	movs	r6, #7
 8000c74:	4423      	add	r3, r4
 8000c76:	68d1      	ldr	r1, [r2, #12]
 8000c78:	3b1e      	subs	r3, #30
 8000c7a:	409e      	lsls	r6, r3
 8000c7c:	ea21 0106 	bic.w	r1, r1, r6
 8000c80:	fa05 f303 	lsl.w	r3, r5, r3
 8000c84:	430b      	orrs	r3, r1
 8000c86:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000c88:	f1a4 0310 	sub.w	r3, r4, #16
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d92b      	bls.n	8000ce8 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c90:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	b002      	add	sp, #8
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000c9e:	2d0c      	cmp	r5, #12
 8000ca0:	d80b      	bhi.n	8000cba <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000ca2:	442b      	add	r3, r5
 8000ca4:	251f      	movs	r5, #31
 8000ca6:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000ca8:	3b23      	subs	r3, #35	; 0x23
 8000caa:	409d      	lsls	r5, r3
 8000cac:	ea26 0505 	bic.w	r5, r6, r5
 8000cb0:	fa04 f303 	lsl.w	r3, r4, r3
 8000cb4:	432b      	orrs	r3, r5
 8000cb6:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb8:	e7d6      	b.n	8000c68 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000cba:	442b      	add	r3, r5
 8000cbc:	251f      	movs	r5, #31
 8000cbe:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000cc0:	3b41      	subs	r3, #65	; 0x41
 8000cc2:	409d      	lsls	r5, r3
 8000cc4:	ea26 0505 	bic.w	r5, r6, r5
 8000cc8:	fa04 f303 	lsl.w	r3, r4, r3
 8000ccc:	432b      	orrs	r3, r5
 8000cce:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000cd0:	e7ca      	b.n	8000c68 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000cd2:	2607      	movs	r6, #7
 8000cd4:	6911      	ldr	r1, [r2, #16]
 8000cd6:	4423      	add	r3, r4
 8000cd8:	409e      	lsls	r6, r3
 8000cda:	ea21 0106 	bic.w	r1, r1, r6
 8000cde:	fa05 f303 	lsl.w	r3, r5, r3
 8000ce2:	430b      	orrs	r3, r1
 8000ce4:	6113      	str	r3, [r2, #16]
 8000ce6:	e7cf      	b.n	8000c88 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000ce8:	4b10      	ldr	r3, [pc, #64]	; (8000d2c <HAL_ADC_ConfigChannel+0xfc>)
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d116      	bne.n	8000d1c <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000cee:	6893      	ldr	r3, [r2, #8]
 8000cf0:	021b      	lsls	r3, r3, #8
 8000cf2:	d4cd      	bmi.n	8000c90 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000cf4:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000cf6:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000cf8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000cfc:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000cfe:	d1c7      	bne.n	8000c90 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000d00:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <HAL_ADC_ConfigChannel+0x100>)
 8000d02:	4a0c      	ldr	r2, [pc, #48]	; (8000d34 <HAL_ADC_ConfigChannel+0x104>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d0a:	230a      	movs	r3, #10
 8000d0c:	4353      	muls	r3, r2
            wait_loop_index--;
 8000d0e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000d10:	9b01      	ldr	r3, [sp, #4]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d0bc      	beq.n	8000c90 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000d16:	9b01      	ldr	r3, [sp, #4]
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	e7f8      	b.n	8000d0e <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d1c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000d1e:	f043 0320 	orr.w	r3, r3, #32
 8000d22:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e7b4      	b.n	8000c92 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000d28:	2302      	movs	r3, #2
 8000d2a:	e7b5      	b.n	8000c98 <HAL_ADC_ConfigChannel+0x68>
 8000d2c:	40012400 	.word	0x40012400
 8000d30:	20000004 	.word	0x20000004
 8000d34:	000f4240 	.word	0x000f4240

08000d38 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000d38:	2300      	movs	r3, #0
{
 8000d3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000d3c:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d3e:	6803      	ldr	r3, [r0, #0]
{
 8000d40:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d42:	689a      	ldr	r2, [r3, #8]
 8000d44:	07d2      	lsls	r2, r2, #31
 8000d46:	d502      	bpl.n	8000d4e <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000d48:	2000      	movs	r0, #0
}
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000d4e:	689a      	ldr	r2, [r3, #8]
 8000d50:	f042 0201 	orr.w	r2, r2, #1
 8000d54:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d56:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <ADC_Enable+0x68>)
 8000d58:	4a12      	ldr	r2, [pc, #72]	; (8000da4 <ADC_Enable+0x6c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000d60:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000d62:	9b01      	ldr	r3, [sp, #4]
 8000d64:	b9c3      	cbnz	r3, 8000d98 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000d66:	f7ff ff49 	bl	8000bfc <HAL_GetTick>
 8000d6a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000d6c:	6823      	ldr	r3, [r4, #0]
 8000d6e:	689d      	ldr	r5, [r3, #8]
 8000d70:	f015 0501 	ands.w	r5, r5, #1
 8000d74:	d1e8      	bne.n	8000d48 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000d76:	f7ff ff41 	bl	8000bfc <HAL_GetTick>
 8000d7a:	1b80      	subs	r0, r0, r6
 8000d7c:	2802      	cmp	r0, #2
 8000d7e:	d9f5      	bls.n	8000d6c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d80:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000d82:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d86:	f043 0310 	orr.w	r3, r3, #16
 8000d8a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d8c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000d8e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d90:	f043 0301 	orr.w	r3, r3, #1
 8000d94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000d96:	e7d8      	b.n	8000d4a <ADC_Enable+0x12>
      wait_loop_index--;
 8000d98:	9b01      	ldr	r3, [sp, #4]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	e7e0      	b.n	8000d60 <ADC_Enable+0x28>
 8000d9e:	bf00      	nop
 8000da0:	20000004 	.word	0x20000004
 8000da4:	000f4240 	.word	0x000f4240

08000da8 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000da8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000dac:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8000dae:	2b01      	cmp	r3, #1
{
 8000db0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000db2:	d054      	beq.n	8000e5e <HAL_ADC_Start+0xb6>
 8000db4:	2301      	movs	r3, #1
 8000db6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000dba:	f7ff ffbd 	bl	8000d38 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d149      	bne.n	8000e56 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 8000dc2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000dc4:	4a27      	ldr	r2, [pc, #156]	; (8000e64 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8000dc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000dca:	f023 0301 	bic.w	r3, r3, #1
 8000dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000dd4:	6823      	ldr	r3, [r4, #0]
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d104      	bne.n	8000de4 <HAL_ADC_Start+0x3c>
 8000dda:	4923      	ldr	r1, [pc, #140]	; (8000e68 <HAL_ADC_Start+0xc0>)
 8000ddc:	684a      	ldr	r2, [r1, #4]
 8000dde:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000de2:	d12e      	bne.n	8000e42 <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000de4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000de6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000dea:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000dec:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000dee:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000df0:	bf41      	itttt	mi
 8000df2:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8000df4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000df8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000dfc:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000dfe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e04:	bf1c      	itt	ne
 8000e06:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8000e08:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000e0c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000e14:	f06f 0202 	mvn.w	r2, #2
 8000e18:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e1a:	689a      	ldr	r2, [r3, #8]
 8000e1c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000e20:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000e24:	d113      	bne.n	8000e4e <HAL_ADC_Start+0xa6>
 8000e26:	4a0f      	ldr	r2, [pc, #60]	; (8000e64 <HAL_ADC_Start+0xbc>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d105      	bne.n	8000e38 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000e2c:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000e30:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e32:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 8000e36:	d10a      	bne.n	8000e4e <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000e38:	689a      	ldr	r2, [r3, #8]
 8000e3a:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e42:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e44:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e48:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000e4a:	684a      	ldr	r2, [r1, #4]
 8000e4c:	e7cf      	b.n	8000dee <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e4e:	689a      	ldr	r2, [r3, #8]
 8000e50:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e54:	e7f3      	b.n	8000e3e <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8000e56:	2300      	movs	r3, #0
 8000e58:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000e5c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000e5e:	2002      	movs	r0, #2
}
 8000e60:	bd10      	pop	{r4, pc}
 8000e62:	bf00      	nop
 8000e64:	40012800 	.word	0x40012800
 8000e68:	40012400 	.word	0x40012400

08000e6c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000e6c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e6e:	6803      	ldr	r3, [r0, #0]
{
 8000e70:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	07d2      	lsls	r2, r2, #31
 8000e76:	d401      	bmi.n	8000e7c <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000e78:	2000      	movs	r0, #0
 8000e7a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000e7c:	689a      	ldr	r2, [r3, #8]
 8000e7e:	f022 0201 	bic.w	r2, r2, #1
 8000e82:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000e84:	f7ff feba 	bl	8000bfc <HAL_GetTick>
 8000e88:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000e8a:	6823      	ldr	r3, [r4, #0]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	07db      	lsls	r3, r3, #31
 8000e90:	d5f2      	bpl.n	8000e78 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000e92:	f7ff feb3 	bl	8000bfc <HAL_GetTick>
 8000e96:	1b40      	subs	r0, r0, r5
 8000e98:	2802      	cmp	r0, #2
 8000e9a:	d9f6      	bls.n	8000e8a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e9c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e9e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ea0:	f043 0310 	orr.w	r3, r3, #16
 8000ea4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ea6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000eae:	bd38      	pop	{r3, r4, r5, pc}

08000eb0 <HAL_ADC_Init>:
{
 8000eb0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	2800      	cmp	r0, #0
 8000eb6:	d071      	beq.n	8000f9c <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000eb8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000eba:	b923      	cbnz	r3, 8000ec6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000ebc:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000ebe:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000ec2:	f001 f851 	bl	8001f68 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000ec6:	4620      	mov	r0, r4
 8000ec8:	f7ff ffd0 	bl	8000e6c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ecc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ece:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000ed2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ed4:	d164      	bne.n	8000fa0 <HAL_ADC_Init+0xf0>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	d162      	bne.n	8000fa0 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000eda:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000edc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000ee0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000ee2:	f023 0302 	bic.w	r3, r3, #2
 8000ee6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000eea:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000eec:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000eee:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000ef0:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ef2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000ef6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000efa:	d038      	beq.n	8000f6e <HAL_ADC_Init+0xbe>
 8000efc:	2901      	cmp	r1, #1
 8000efe:	bf14      	ite	ne
 8000f00:	4606      	movne	r6, r0
 8000f02:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f06:	6965      	ldr	r5, [r4, #20]
 8000f08:	2d01      	cmp	r5, #1
 8000f0a:	d107      	bne.n	8000f1c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d130      	bne.n	8000f72 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000f10:	69a3      	ldr	r3, [r4, #24]
 8000f12:	3b01      	subs	r3, #1
 8000f14:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000f18:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000f1c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f1e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000f22:	685d      	ldr	r5, [r3, #4]
 8000f24:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000f28:	ea45 0506 	orr.w	r5, r5, r6
 8000f2c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000f2e:	689e      	ldr	r6, [r3, #8]
 8000f30:	4d1d      	ldr	r5, [pc, #116]	; (8000fa8 <HAL_ADC_Init+0xf8>)
 8000f32:	ea05 0506 	and.w	r5, r5, r6
 8000f36:	ea45 0502 	orr.w	r5, r5, r2
 8000f3a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f3c:	d001      	beq.n	8000f42 <HAL_ADC_Init+0x92>
 8000f3e:	2901      	cmp	r1, #1
 8000f40:	d120      	bne.n	8000f84 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f42:	6921      	ldr	r1, [r4, #16]
 8000f44:	3901      	subs	r1, #1
 8000f46:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000f48:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000f4a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000f4e:	4329      	orrs	r1, r5
 8000f50:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f52:	6899      	ldr	r1, [r3, #8]
 8000f54:	4b15      	ldr	r3, [pc, #84]	; (8000fac <HAL_ADC_Init+0xfc>)
 8000f56:	400b      	ands	r3, r1
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d115      	bne.n	8000f88 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000f60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f62:	f023 0303 	bic.w	r3, r3, #3
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	62a3      	str	r3, [r4, #40]	; 0x28
 8000f6c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000f6e:	460e      	mov	r6, r1
 8000f70:	e7c9      	b.n	8000f06 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f74:	f043 0320 	orr.w	r3, r3, #32
 8000f78:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f7a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f7c:	f043 0301 	orr.w	r3, r3, #1
 8000f80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000f82:	e7cb      	b.n	8000f1c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000f84:	2100      	movs	r1, #0
 8000f86:	e7df      	b.n	8000f48 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000f88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f8a:	f023 0312 	bic.w	r3, r3, #18
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f94:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f96:	f043 0301 	orr.w	r3, r3, #1
 8000f9a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000f9c:	2001      	movs	r0, #1
}
 8000f9e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fa0:	f043 0310 	orr.w	r3, r3, #16
 8000fa4:	62a3      	str	r3, [r4, #40]	; 0x28
 8000fa6:	e7f9      	b.n	8000f9c <HAL_ADC_Init+0xec>
 8000fa8:	ffe1f7fd 	.word	0xffe1f7fd
 8000fac:	ff1f0efe 	.word	0xff1f0efe

08000fb0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4a07      	ldr	r2, [pc, #28]	; (8000fd0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fb2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fb6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fba:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fbe:	041b      	lsls	r3, r3, #16
 8000fc0:	0c1b      	lsrs	r3, r3, #16
 8000fc2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000fca:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fcc:	60d3      	str	r3, [r2, #12]
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd4:	4b17      	ldr	r3, [pc, #92]	; (8001034 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fd6:	b530      	push	{r4, r5, lr}
 8000fd8:	68dc      	ldr	r4, [r3, #12]
 8000fda:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fde:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	2b04      	cmp	r3, #4
 8000fe6:	bf28      	it	cs
 8000fe8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fea:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff0:	bf98      	it	ls
 8000ff2:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff4:	fa05 f303 	lsl.w	r3, r5, r3
 8000ff8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffc:	bf88      	it	hi
 8000ffe:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	4019      	ands	r1, r3
 8001002:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001004:	fa05 f404 	lsl.w	r4, r5, r4
 8001008:	3c01      	subs	r4, #1
 800100a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800100c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100e:	ea42 0201 	orr.w	r2, r2, r1
 8001012:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001016:	bfaf      	iteee	ge
 8001018:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	4b06      	ldrlt	r3, [pc, #24]	; (8001038 <HAL_NVIC_SetPriority+0x64>)
 800101e:	f000 000f 	andlt.w	r0, r0, #15
 8001022:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001024:	bfa5      	ittet	ge
 8001026:	b2d2      	uxtbge	r2, r2
 8001028:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001032:	bd30      	pop	{r4, r5, pc}
 8001034:	e000ed00 	.word	0xe000ed00
 8001038:	e000ed14 	.word	0xe000ed14

0800103c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800103c:	3801      	subs	r0, #1
 800103e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001042:	d20a      	bcs.n	800105a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001044:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001048:	4a06      	ldr	r2, [pc, #24]	; (8001064 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001050:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001052:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001054:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800105a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	e000e010 	.word	0xe000e010
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800106a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	bf0c      	ite	eq
 8001070:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001074:	f022 0204 	bicne.w	r2, r2, #4
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	4770      	bx	lr
 800107c:	e000e010 	.word	0xe000e010

08001080 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001080:	4770      	bx	lr

08001082 <HAL_SYSTICK_IRQHandler>:
{
 8001082:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001084:	f7ff fffc 	bl	8001080 <HAL_SYSTICK_Callback>
 8001088:	bd08      	pop	{r3, pc}
	...

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001090:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001092:	4616      	mov	r6, r2
 8001094:	4b65      	ldr	r3, [pc, #404]	; (800122c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001096:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800123c <HAL_GPIO_Init+0x1b0>
 800109a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001240 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800109e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010a2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80010a4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010a8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80010ac:	45a0      	cmp	r8, r4
 80010ae:	d17f      	bne.n	80011b0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80010b0:	684d      	ldr	r5, [r1, #4]
 80010b2:	2d12      	cmp	r5, #18
 80010b4:	f000 80af 	beq.w	8001216 <HAL_GPIO_Init+0x18a>
 80010b8:	f200 8088 	bhi.w	80011cc <HAL_GPIO_Init+0x140>
 80010bc:	2d02      	cmp	r5, #2
 80010be:	f000 80a7 	beq.w	8001210 <HAL_GPIO_Init+0x184>
 80010c2:	d87c      	bhi.n	80011be <HAL_GPIO_Init+0x132>
 80010c4:	2d00      	cmp	r5, #0
 80010c6:	f000 808e 	beq.w	80011e6 <HAL_GPIO_Init+0x15a>
 80010ca:	2d01      	cmp	r5, #1
 80010cc:	f000 809e 	beq.w	800120c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80010d0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010d4:	2cff      	cmp	r4, #255	; 0xff
 80010d6:	bf93      	iteet	ls
 80010d8:	4682      	movls	sl, r0
 80010da:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80010de:	3d08      	subhi	r5, #8
 80010e0:	f8d0 b000 	ldrls.w	fp, [r0]
 80010e4:	bf92      	itee	ls
 80010e6:	00b5      	lslls	r5, r6, #2
 80010e8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80010ec:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80010ee:	fa09 f805 	lsl.w	r8, r9, r5
 80010f2:	ea2b 0808 	bic.w	r8, fp, r8
 80010f6:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010fa:	bf88      	it	hi
 80010fc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001100:	ea48 0505 	orr.w	r5, r8, r5
 8001104:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001108:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800110c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001110:	d04e      	beq.n	80011b0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001112:	4d47      	ldr	r5, [pc, #284]	; (8001230 <HAL_GPIO_Init+0x1a4>)
 8001114:	4f46      	ldr	r7, [pc, #280]	; (8001230 <HAL_GPIO_Init+0x1a4>)
 8001116:	69ad      	ldr	r5, [r5, #24]
 8001118:	f026 0803 	bic.w	r8, r6, #3
 800111c:	f045 0501 	orr.w	r5, r5, #1
 8001120:	61bd      	str	r5, [r7, #24]
 8001122:	69bd      	ldr	r5, [r7, #24]
 8001124:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001128:	f005 0501 	and.w	r5, r5, #1
 800112c:	9501      	str	r5, [sp, #4]
 800112e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001132:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001136:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001138:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800113c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001140:	fa09 f90b 	lsl.w	r9, r9, fp
 8001144:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001148:	4d3a      	ldr	r5, [pc, #232]	; (8001234 <HAL_GPIO_Init+0x1a8>)
 800114a:	42a8      	cmp	r0, r5
 800114c:	d068      	beq.n	8001220 <HAL_GPIO_Init+0x194>
 800114e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001152:	42a8      	cmp	r0, r5
 8001154:	d066      	beq.n	8001224 <HAL_GPIO_Init+0x198>
 8001156:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800115a:	42a8      	cmp	r0, r5
 800115c:	d064      	beq.n	8001228 <HAL_GPIO_Init+0x19c>
 800115e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001162:	42a8      	cmp	r0, r5
 8001164:	bf0c      	ite	eq
 8001166:	2503      	moveq	r5, #3
 8001168:	2504      	movne	r5, #4
 800116a:	fa05 f50b 	lsl.w	r5, r5, fp
 800116e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001172:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001176:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001178:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 800117c:	bf14      	ite	ne
 800117e:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001180:	43a5      	biceq	r5, r4
 8001182:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001184:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001186:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 800118a:	bf14      	ite	ne
 800118c:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 800118e:	43a5      	biceq	r5, r4
 8001190:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001192:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001194:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001198:	bf14      	ite	ne
 800119a:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 800119c:	43a5      	biceq	r5, r4
 800119e:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80011a0:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011a2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 80011a6:	bf14      	ite	ne
 80011a8:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80011aa:	ea25 0404 	biceq.w	r4, r5, r4
 80011ae:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80011b0:	3601      	adds	r6, #1
 80011b2:	2e10      	cmp	r6, #16
 80011b4:	f47f af73 	bne.w	800109e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80011b8:	b003      	add	sp, #12
 80011ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80011be:	2d03      	cmp	r5, #3
 80011c0:	d022      	beq.n	8001208 <HAL_GPIO_Init+0x17c>
 80011c2:	2d11      	cmp	r5, #17
 80011c4:	d184      	bne.n	80010d0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011c6:	68ca      	ldr	r2, [r1, #12]
 80011c8:	3204      	adds	r2, #4
          break;
 80011ca:	e781      	b.n	80010d0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80011cc:	4f1a      	ldr	r7, [pc, #104]	; (8001238 <HAL_GPIO_Init+0x1ac>)
 80011ce:	42bd      	cmp	r5, r7
 80011d0:	d009      	beq.n	80011e6 <HAL_GPIO_Init+0x15a>
 80011d2:	d812      	bhi.n	80011fa <HAL_GPIO_Init+0x16e>
 80011d4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001244 <HAL_GPIO_Init+0x1b8>
 80011d8:	454d      	cmp	r5, r9
 80011da:	d004      	beq.n	80011e6 <HAL_GPIO_Init+0x15a>
 80011dc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80011e0:	454d      	cmp	r5, r9
 80011e2:	f47f af75 	bne.w	80010d0 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80011e6:	688a      	ldr	r2, [r1, #8]
 80011e8:	b1c2      	cbz	r2, 800121c <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 80011ea:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80011ec:	bf0c      	ite	eq
 80011ee:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80011f2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011f6:	2208      	movs	r2, #8
 80011f8:	e76a      	b.n	80010d0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80011fa:	4575      	cmp	r5, lr
 80011fc:	d0f3      	beq.n	80011e6 <HAL_GPIO_Init+0x15a>
 80011fe:	4565      	cmp	r5, ip
 8001200:	d0f1      	beq.n	80011e6 <HAL_GPIO_Init+0x15a>
 8001202:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001248 <HAL_GPIO_Init+0x1bc>
 8001206:	e7eb      	b.n	80011e0 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001208:	2200      	movs	r2, #0
 800120a:	e761      	b.n	80010d0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800120c:	68ca      	ldr	r2, [r1, #12]
          break;
 800120e:	e75f      	b.n	80010d0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001210:	68ca      	ldr	r2, [r1, #12]
 8001212:	3208      	adds	r2, #8
          break;
 8001214:	e75c      	b.n	80010d0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001216:	68ca      	ldr	r2, [r1, #12]
 8001218:	320c      	adds	r2, #12
          break;
 800121a:	e759      	b.n	80010d0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800121c:	2204      	movs	r2, #4
 800121e:	e757      	b.n	80010d0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001220:	2500      	movs	r5, #0
 8001222:	e7a2      	b.n	800116a <HAL_GPIO_Init+0xde>
 8001224:	2501      	movs	r5, #1
 8001226:	e7a0      	b.n	800116a <HAL_GPIO_Init+0xde>
 8001228:	2502      	movs	r5, #2
 800122a:	e79e      	b.n	800116a <HAL_GPIO_Init+0xde>
 800122c:	40010400 	.word	0x40010400
 8001230:	40021000 	.word	0x40021000
 8001234:	40010800 	.word	0x40010800
 8001238:	10210000 	.word	0x10210000
 800123c:	10310000 	.word	0x10310000
 8001240:	10320000 	.word	0x10320000
 8001244:	10110000 	.word	0x10110000
 8001248:	10220000 	.word	0x10220000

0800124c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800124c:	b10a      	cbz	r2, 8001252 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800124e:	6101      	str	r1, [r0, #16]
 8001250:	4770      	bx	lr
 8001252:	0409      	lsls	r1, r1, #16
 8001254:	e7fb      	b.n	800124e <HAL_GPIO_WritePin+0x2>
	...

08001258 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001258:	6803      	ldr	r3, [r0, #0]
{
 800125a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125e:	07db      	lsls	r3, r3, #31
{
 8001260:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001262:	d410      	bmi.n	8001286 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001264:	682b      	ldr	r3, [r5, #0]
 8001266:	079f      	lsls	r7, r3, #30
 8001268:	d45e      	bmi.n	8001328 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800126a:	682b      	ldr	r3, [r5, #0]
 800126c:	0719      	lsls	r1, r3, #28
 800126e:	f100 8095 	bmi.w	800139c <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001272:	682b      	ldr	r3, [r5, #0]
 8001274:	075a      	lsls	r2, r3, #29
 8001276:	f100 80bf 	bmi.w	80013f8 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800127a:	69ea      	ldr	r2, [r5, #28]
 800127c:	2a00      	cmp	r2, #0
 800127e:	f040 812d 	bne.w	80014dc <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001282:	2000      	movs	r0, #0
 8001284:	e014      	b.n	80012b0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001286:	4c90      	ldr	r4, [pc, #576]	; (80014c8 <HAL_RCC_OscConfig+0x270>)
 8001288:	6863      	ldr	r3, [r4, #4]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	2b04      	cmp	r3, #4
 8001290:	d007      	beq.n	80012a2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001292:	6863      	ldr	r3, [r4, #4]
 8001294:	f003 030c 	and.w	r3, r3, #12
 8001298:	2b08      	cmp	r3, #8
 800129a:	d10c      	bne.n	80012b6 <HAL_RCC_OscConfig+0x5e>
 800129c:	6863      	ldr	r3, [r4, #4]
 800129e:	03de      	lsls	r6, r3, #15
 80012a0:	d509      	bpl.n	80012b6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a2:	6823      	ldr	r3, [r4, #0]
 80012a4:	039c      	lsls	r4, r3, #14
 80012a6:	d5dd      	bpl.n	8001264 <HAL_RCC_OscConfig+0xc>
 80012a8:	686b      	ldr	r3, [r5, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1da      	bne.n	8001264 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80012ae:	2001      	movs	r0, #1
}
 80012b0:	b002      	add	sp, #8
 80012b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b6:	686b      	ldr	r3, [r5, #4]
 80012b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012bc:	d110      	bne.n	80012e0 <HAL_RCC_OscConfig+0x88>
 80012be:	6823      	ldr	r3, [r4, #0]
 80012c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80012c6:	f7ff fc99 	bl	8000bfc <HAL_GetTick>
 80012ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012cc:	6823      	ldr	r3, [r4, #0]
 80012ce:	0398      	lsls	r0, r3, #14
 80012d0:	d4c8      	bmi.n	8001264 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012d2:	f7ff fc93 	bl	8000bfc <HAL_GetTick>
 80012d6:	1b80      	subs	r0, r0, r6
 80012d8:	2864      	cmp	r0, #100	; 0x64
 80012da:	d9f7      	bls.n	80012cc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80012dc:	2003      	movs	r0, #3
 80012de:	e7e7      	b.n	80012b0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e0:	b99b      	cbnz	r3, 800130a <HAL_RCC_OscConfig+0xb2>
 80012e2:	6823      	ldr	r3, [r4, #0]
 80012e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e8:	6023      	str	r3, [r4, #0]
 80012ea:	6823      	ldr	r3, [r4, #0]
 80012ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80012f2:	f7ff fc83 	bl	8000bfc <HAL_GetTick>
 80012f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f8:	6823      	ldr	r3, [r4, #0]
 80012fa:	0399      	lsls	r1, r3, #14
 80012fc:	d5b2      	bpl.n	8001264 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012fe:	f7ff fc7d 	bl	8000bfc <HAL_GetTick>
 8001302:	1b80      	subs	r0, r0, r6
 8001304:	2864      	cmp	r0, #100	; 0x64
 8001306:	d9f7      	bls.n	80012f8 <HAL_RCC_OscConfig+0xa0>
 8001308:	e7e8      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800130a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800130e:	6823      	ldr	r3, [r4, #0]
 8001310:	d103      	bne.n	800131a <HAL_RCC_OscConfig+0xc2>
 8001312:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001316:	6023      	str	r3, [r4, #0]
 8001318:	e7d1      	b.n	80012be <HAL_RCC_OscConfig+0x66>
 800131a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800131e:	6023      	str	r3, [r4, #0]
 8001320:	6823      	ldr	r3, [r4, #0]
 8001322:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001326:	e7cd      	b.n	80012c4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001328:	4c67      	ldr	r4, [pc, #412]	; (80014c8 <HAL_RCC_OscConfig+0x270>)
 800132a:	6863      	ldr	r3, [r4, #4]
 800132c:	f013 0f0c 	tst.w	r3, #12
 8001330:	d007      	beq.n	8001342 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001332:	6863      	ldr	r3, [r4, #4]
 8001334:	f003 030c 	and.w	r3, r3, #12
 8001338:	2b08      	cmp	r3, #8
 800133a:	d110      	bne.n	800135e <HAL_RCC_OscConfig+0x106>
 800133c:	6863      	ldr	r3, [r4, #4]
 800133e:	03da      	lsls	r2, r3, #15
 8001340:	d40d      	bmi.n	800135e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001342:	6823      	ldr	r3, [r4, #0]
 8001344:	079b      	lsls	r3, r3, #30
 8001346:	d502      	bpl.n	800134e <HAL_RCC_OscConfig+0xf6>
 8001348:	692b      	ldr	r3, [r5, #16]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d1af      	bne.n	80012ae <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134e:	6823      	ldr	r3, [r4, #0]
 8001350:	696a      	ldr	r2, [r5, #20]
 8001352:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001356:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800135a:	6023      	str	r3, [r4, #0]
 800135c:	e785      	b.n	800126a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800135e:	692a      	ldr	r2, [r5, #16]
 8001360:	4b5a      	ldr	r3, [pc, #360]	; (80014cc <HAL_RCC_OscConfig+0x274>)
 8001362:	b16a      	cbz	r2, 8001380 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001364:	2201      	movs	r2, #1
 8001366:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001368:	f7ff fc48 	bl	8000bfc <HAL_GetTick>
 800136c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800136e:	6823      	ldr	r3, [r4, #0]
 8001370:	079f      	lsls	r7, r3, #30
 8001372:	d4ec      	bmi.n	800134e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001374:	f7ff fc42 	bl	8000bfc <HAL_GetTick>
 8001378:	1b80      	subs	r0, r0, r6
 800137a:	2802      	cmp	r0, #2
 800137c:	d9f7      	bls.n	800136e <HAL_RCC_OscConfig+0x116>
 800137e:	e7ad      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001380:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001382:	f7ff fc3b 	bl	8000bfc <HAL_GetTick>
 8001386:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001388:	6823      	ldr	r3, [r4, #0]
 800138a:	0798      	lsls	r0, r3, #30
 800138c:	f57f af6d 	bpl.w	800126a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001390:	f7ff fc34 	bl	8000bfc <HAL_GetTick>
 8001394:	1b80      	subs	r0, r0, r6
 8001396:	2802      	cmp	r0, #2
 8001398:	d9f6      	bls.n	8001388 <HAL_RCC_OscConfig+0x130>
 800139a:	e79f      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800139c:	69aa      	ldr	r2, [r5, #24]
 800139e:	4c4a      	ldr	r4, [pc, #296]	; (80014c8 <HAL_RCC_OscConfig+0x270>)
 80013a0:	4b4b      	ldr	r3, [pc, #300]	; (80014d0 <HAL_RCC_OscConfig+0x278>)
 80013a2:	b1da      	cbz	r2, 80013dc <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80013a4:	2201      	movs	r2, #1
 80013a6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80013a8:	f7ff fc28 	bl	8000bfc <HAL_GetTick>
 80013ac:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013b0:	079b      	lsls	r3, r3, #30
 80013b2:	d50d      	bpl.n	80013d0 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013b4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80013b8:	4b46      	ldr	r3, [pc, #280]	; (80014d4 <HAL_RCC_OscConfig+0x27c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80013c0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80013c2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80013c4:	9b01      	ldr	r3, [sp, #4]
 80013c6:	1e5a      	subs	r2, r3, #1
 80013c8:	9201      	str	r2, [sp, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f9      	bne.n	80013c2 <HAL_RCC_OscConfig+0x16a>
 80013ce:	e750      	b.n	8001272 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013d0:	f7ff fc14 	bl	8000bfc <HAL_GetTick>
 80013d4:	1b80      	subs	r0, r0, r6
 80013d6:	2802      	cmp	r0, #2
 80013d8:	d9e9      	bls.n	80013ae <HAL_RCC_OscConfig+0x156>
 80013da:	e77f      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80013dc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80013de:	f7ff fc0d 	bl	8000bfc <HAL_GetTick>
 80013e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013e6:	079f      	lsls	r7, r3, #30
 80013e8:	f57f af43 	bpl.w	8001272 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ec:	f7ff fc06 	bl	8000bfc <HAL_GetTick>
 80013f0:	1b80      	subs	r0, r0, r6
 80013f2:	2802      	cmp	r0, #2
 80013f4:	d9f6      	bls.n	80013e4 <HAL_RCC_OscConfig+0x18c>
 80013f6:	e771      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013f8:	4c33      	ldr	r4, [pc, #204]	; (80014c8 <HAL_RCC_OscConfig+0x270>)
 80013fa:	69e3      	ldr	r3, [r4, #28]
 80013fc:	00d8      	lsls	r0, r3, #3
 80013fe:	d424      	bmi.n	800144a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001400:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001402:	69e3      	ldr	r3, [r4, #28]
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001408:	61e3      	str	r3, [r4, #28]
 800140a:	69e3      	ldr	r3, [r4, #28]
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001414:	4e30      	ldr	r6, [pc, #192]	; (80014d8 <HAL_RCC_OscConfig+0x280>)
 8001416:	6833      	ldr	r3, [r6, #0]
 8001418:	05d9      	lsls	r1, r3, #23
 800141a:	d518      	bpl.n	800144e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800141c:	68eb      	ldr	r3, [r5, #12]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d126      	bne.n	8001470 <HAL_RCC_OscConfig+0x218>
 8001422:	6a23      	ldr	r3, [r4, #32]
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800142a:	f7ff fbe7 	bl	8000bfc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800142e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001432:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001434:	6a23      	ldr	r3, [r4, #32]
 8001436:	079b      	lsls	r3, r3, #30
 8001438:	d53f      	bpl.n	80014ba <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800143a:	2f00      	cmp	r7, #0
 800143c:	f43f af1d 	beq.w	800127a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001440:	69e3      	ldr	r3, [r4, #28]
 8001442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001446:	61e3      	str	r3, [r4, #28]
 8001448:	e717      	b.n	800127a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800144a:	2700      	movs	r7, #0
 800144c:	e7e2      	b.n	8001414 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800144e:	6833      	ldr	r3, [r6, #0]
 8001450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001454:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001456:	f7ff fbd1 	bl	8000bfc <HAL_GetTick>
 800145a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	6833      	ldr	r3, [r6, #0]
 800145e:	05da      	lsls	r2, r3, #23
 8001460:	d4dc      	bmi.n	800141c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001462:	f7ff fbcb 	bl	8000bfc <HAL_GetTick>
 8001466:	eba0 0008 	sub.w	r0, r0, r8
 800146a:	2864      	cmp	r0, #100	; 0x64
 800146c:	d9f6      	bls.n	800145c <HAL_RCC_OscConfig+0x204>
 800146e:	e735      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001470:	b9ab      	cbnz	r3, 800149e <HAL_RCC_OscConfig+0x246>
 8001472:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001474:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001478:	f023 0301 	bic.w	r3, r3, #1
 800147c:	6223      	str	r3, [r4, #32]
 800147e:	6a23      	ldr	r3, [r4, #32]
 8001480:	f023 0304 	bic.w	r3, r3, #4
 8001484:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001486:	f7ff fbb9 	bl	8000bfc <HAL_GetTick>
 800148a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800148c:	6a23      	ldr	r3, [r4, #32]
 800148e:	0798      	lsls	r0, r3, #30
 8001490:	d5d3      	bpl.n	800143a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001492:	f7ff fbb3 	bl	8000bfc <HAL_GetTick>
 8001496:	1b80      	subs	r0, r0, r6
 8001498:	4540      	cmp	r0, r8
 800149a:	d9f7      	bls.n	800148c <HAL_RCC_OscConfig+0x234>
 800149c:	e71e      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800149e:	2b05      	cmp	r3, #5
 80014a0:	6a23      	ldr	r3, [r4, #32]
 80014a2:	d103      	bne.n	80014ac <HAL_RCC_OscConfig+0x254>
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	6223      	str	r3, [r4, #32]
 80014aa:	e7ba      	b.n	8001422 <HAL_RCC_OscConfig+0x1ca>
 80014ac:	f023 0301 	bic.w	r3, r3, #1
 80014b0:	6223      	str	r3, [r4, #32]
 80014b2:	6a23      	ldr	r3, [r4, #32]
 80014b4:	f023 0304 	bic.w	r3, r3, #4
 80014b8:	e7b6      	b.n	8001428 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ba:	f7ff fb9f 	bl	8000bfc <HAL_GetTick>
 80014be:	eba0 0008 	sub.w	r0, r0, r8
 80014c2:	42b0      	cmp	r0, r6
 80014c4:	d9b6      	bls.n	8001434 <HAL_RCC_OscConfig+0x1dc>
 80014c6:	e709      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
 80014c8:	40021000 	.word	0x40021000
 80014cc:	42420000 	.word	0x42420000
 80014d0:	42420480 	.word	0x42420480
 80014d4:	20000004 	.word	0x20000004
 80014d8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014dc:	4c22      	ldr	r4, [pc, #136]	; (8001568 <HAL_RCC_OscConfig+0x310>)
 80014de:	6863      	ldr	r3, [r4, #4]
 80014e0:	f003 030c 	and.w	r3, r3, #12
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	f43f aee2 	beq.w	80012ae <HAL_RCC_OscConfig+0x56>
 80014ea:	2300      	movs	r3, #0
 80014ec:	4e1f      	ldr	r6, [pc, #124]	; (800156c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014ee:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80014f0:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014f2:	d12b      	bne.n	800154c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80014f4:	f7ff fb82 	bl	8000bfc <HAL_GetTick>
 80014f8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014fa:	6823      	ldr	r3, [r4, #0]
 80014fc:	0199      	lsls	r1, r3, #6
 80014fe:	d41f      	bmi.n	8001540 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001500:	6a2b      	ldr	r3, [r5, #32]
 8001502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001506:	d105      	bne.n	8001514 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001508:	6862      	ldr	r2, [r4, #4]
 800150a:	68a9      	ldr	r1, [r5, #8]
 800150c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001510:	430a      	orrs	r2, r1
 8001512:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001514:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001516:	6862      	ldr	r2, [r4, #4]
 8001518:	430b      	orrs	r3, r1
 800151a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800151e:	4313      	orrs	r3, r2
 8001520:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001522:	2301      	movs	r3, #1
 8001524:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001526:	f7ff fb69 	bl	8000bfc <HAL_GetTick>
 800152a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800152c:	6823      	ldr	r3, [r4, #0]
 800152e:	019a      	lsls	r2, r3, #6
 8001530:	f53f aea7 	bmi.w	8001282 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001534:	f7ff fb62 	bl	8000bfc <HAL_GetTick>
 8001538:	1b40      	subs	r0, r0, r5
 800153a:	2802      	cmp	r0, #2
 800153c:	d9f6      	bls.n	800152c <HAL_RCC_OscConfig+0x2d4>
 800153e:	e6cd      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001540:	f7ff fb5c 	bl	8000bfc <HAL_GetTick>
 8001544:	1bc0      	subs	r0, r0, r7
 8001546:	2802      	cmp	r0, #2
 8001548:	d9d7      	bls.n	80014fa <HAL_RCC_OscConfig+0x2a2>
 800154a:	e6c7      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800154c:	f7ff fb56 	bl	8000bfc <HAL_GetTick>
 8001550:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001552:	6823      	ldr	r3, [r4, #0]
 8001554:	019b      	lsls	r3, r3, #6
 8001556:	f57f ae94 	bpl.w	8001282 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800155a:	f7ff fb4f 	bl	8000bfc <HAL_GetTick>
 800155e:	1b40      	subs	r0, r0, r5
 8001560:	2802      	cmp	r0, #2
 8001562:	d9f6      	bls.n	8001552 <HAL_RCC_OscConfig+0x2fa>
 8001564:	e6ba      	b.n	80012dc <HAL_RCC_OscConfig+0x84>
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000
 800156c:	42420060 	.word	0x42420060

08001570 <HAL_RCC_GetSysClockFreq>:
{
 8001570:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001572:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <HAL_RCC_GetSysClockFreq+0x6c>)
{
 8001574:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001576:	ac02      	add	r4, sp, #8
 8001578:	f103 0510 	add.w	r5, r3, #16
 800157c:	4622      	mov	r2, r4
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	6859      	ldr	r1, [r3, #4]
 8001582:	3308      	adds	r3, #8
 8001584:	c203      	stmia	r2!, {r0, r1}
 8001586:	42ab      	cmp	r3, r5
 8001588:	4614      	mov	r4, r2
 800158a:	d1f7      	bne.n	800157c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800158c:	2301      	movs	r3, #1
 800158e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001592:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001594:	4912      	ldr	r1, [pc, #72]	; (80015e0 <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001596:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800159a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800159c:	f003 020c 	and.w	r2, r3, #12
 80015a0:	2a08      	cmp	r2, #8
 80015a2:	d118      	bne.n	80015d6 <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015a4:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015a8:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015aa:	bf48      	it	mi
 80015ac:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015ae:	a806      	add	r0, sp, #24
 80015b0:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015b2:	bf48      	it	mi
 80015b4:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015b8:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015bc:	bf41      	itttt	mi
 80015be:	aa06      	addmi	r2, sp, #24
 80015c0:	189b      	addmi	r3, r3, r2
 80015c2:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80015c6:	4b07      	ldrmi	r3, [pc, #28]	; (80015e4 <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015c8:	bf54      	ite	pl
 80015ca:	4b07      	ldrpl	r3, [pc, #28]	; (80015e8 <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80015cc:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015d0:	4358      	muls	r0, r3
}
 80015d2:	b007      	add	sp, #28
 80015d4:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 80015d6:	4803      	ldr	r0, [pc, #12]	; (80015e4 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 80015d8:	e7fb      	b.n	80015d2 <HAL_RCC_GetSysClockFreq+0x62>
 80015da:	bf00      	nop
 80015dc:	08002978 	.word	0x08002978
 80015e0:	40021000 	.word	0x40021000
 80015e4:	007a1200 	.word	0x007a1200
 80015e8:	003d0900 	.word	0x003d0900

080015ec <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015ec:	4a4d      	ldr	r2, [pc, #308]	; (8001724 <HAL_RCC_ClockConfig+0x138>)
{
 80015ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015f2:	6813      	ldr	r3, [r2, #0]
{
 80015f4:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	428b      	cmp	r3, r1
{
 80015fc:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80015fe:	d328      	bcc.n	8001652 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001600:	682a      	ldr	r2, [r5, #0]
 8001602:	0791      	lsls	r1, r2, #30
 8001604:	d432      	bmi.n	800166c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001606:	07d2      	lsls	r2, r2, #31
 8001608:	d438      	bmi.n	800167c <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800160a:	4a46      	ldr	r2, [pc, #280]	; (8001724 <HAL_RCC_ClockConfig+0x138>)
 800160c:	6813      	ldr	r3, [r2, #0]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	429e      	cmp	r6, r3
 8001614:	d373      	bcc.n	80016fe <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001616:	682a      	ldr	r2, [r5, #0]
 8001618:	4c43      	ldr	r4, [pc, #268]	; (8001728 <HAL_RCC_ClockConfig+0x13c>)
 800161a:	f012 0f04 	tst.w	r2, #4
 800161e:	d179      	bne.n	8001714 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001620:	0713      	lsls	r3, r2, #28
 8001622:	d506      	bpl.n	8001632 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001624:	6863      	ldr	r3, [r4, #4]
 8001626:	692a      	ldr	r2, [r5, #16]
 8001628:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800162c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001630:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001632:	f7ff ff9d 	bl	8001570 <HAL_RCC_GetSysClockFreq>
 8001636:	6863      	ldr	r3, [r4, #4]
 8001638:	4a3c      	ldr	r2, [pc, #240]	; (800172c <HAL_RCC_ClockConfig+0x140>)
 800163a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800163e:	5cd3      	ldrb	r3, [r2, r3]
 8001640:	40d8      	lsrs	r0, r3
 8001642:	4b3b      	ldr	r3, [pc, #236]	; (8001730 <HAL_RCC_ClockConfig+0x144>)
 8001644:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001646:	2000      	movs	r0, #0
 8001648:	f7ff faaa 	bl	8000ba0 <HAL_InitTick>
  return HAL_OK;
 800164c:	2000      	movs	r0, #0
}
 800164e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	6813      	ldr	r3, [r2, #0]
 8001654:	f023 0307 	bic.w	r3, r3, #7
 8001658:	430b      	orrs	r3, r1
 800165a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800165c:	6813      	ldr	r3, [r2, #0]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	4299      	cmp	r1, r3
 8001664:	d0cc      	beq.n	8001600 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001666:	2001      	movs	r0, #1
 8001668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800166c:	492e      	ldr	r1, [pc, #184]	; (8001728 <HAL_RCC_ClockConfig+0x13c>)
 800166e:	68a8      	ldr	r0, [r5, #8]
 8001670:	684b      	ldr	r3, [r1, #4]
 8001672:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001676:	4303      	orrs	r3, r0
 8001678:	604b      	str	r3, [r1, #4]
 800167a:	e7c4      	b.n	8001606 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800167c:	686a      	ldr	r2, [r5, #4]
 800167e:	4c2a      	ldr	r4, [pc, #168]	; (8001728 <HAL_RCC_ClockConfig+0x13c>)
 8001680:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001682:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001684:	d11c      	bne.n	80016c0 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001686:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168a:	d0ec      	beq.n	8001666 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800168c:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001692:	f023 0303 	bic.w	r3, r3, #3
 8001696:	4313      	orrs	r3, r2
 8001698:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800169a:	f7ff faaf 	bl	8000bfc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800169e:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80016a0:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d114      	bne.n	80016d0 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016a6:	6863      	ldr	r3, [r4, #4]
 80016a8:	f003 030c 	and.w	r3, r3, #12
 80016ac:	2b04      	cmp	r3, #4
 80016ae:	d0ac      	beq.n	800160a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b0:	f7ff faa4 	bl	8000bfc <HAL_GetTick>
 80016b4:	1bc0      	subs	r0, r0, r7
 80016b6:	4540      	cmp	r0, r8
 80016b8:	d9f5      	bls.n	80016a6 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80016ba:	2003      	movs	r0, #3
 80016bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016c0:	2a02      	cmp	r2, #2
 80016c2:	d102      	bne.n	80016ca <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80016c8:	e7df      	b.n	800168a <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ca:	f013 0f02 	tst.w	r3, #2
 80016ce:	e7dc      	b.n	800168a <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d10f      	bne.n	80016f4 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016d4:	6863      	ldr	r3, [r4, #4]
 80016d6:	f003 030c 	and.w	r3, r3, #12
 80016da:	2b08      	cmp	r3, #8
 80016dc:	d095      	beq.n	800160a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016de:	f7ff fa8d 	bl	8000bfc <HAL_GetTick>
 80016e2:	1bc0      	subs	r0, r0, r7
 80016e4:	4540      	cmp	r0, r8
 80016e6:	d9f5      	bls.n	80016d4 <HAL_RCC_ClockConfig+0xe8>
 80016e8:	e7e7      	b.n	80016ba <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ea:	f7ff fa87 	bl	8000bfc <HAL_GetTick>
 80016ee:	1bc0      	subs	r0, r0, r7
 80016f0:	4540      	cmp	r0, r8
 80016f2:	d8e2      	bhi.n	80016ba <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80016f4:	6863      	ldr	r3, [r4, #4]
 80016f6:	f013 0f0c 	tst.w	r3, #12
 80016fa:	d1f6      	bne.n	80016ea <HAL_RCC_ClockConfig+0xfe>
 80016fc:	e785      	b.n	800160a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fe:	6813      	ldr	r3, [r2, #0]
 8001700:	f023 0307 	bic.w	r3, r3, #7
 8001704:	4333      	orrs	r3, r6
 8001706:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001708:	6813      	ldr	r3, [r2, #0]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	429e      	cmp	r6, r3
 8001710:	d1a9      	bne.n	8001666 <HAL_RCC_ClockConfig+0x7a>
 8001712:	e780      	b.n	8001616 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001714:	6863      	ldr	r3, [r4, #4]
 8001716:	68e9      	ldr	r1, [r5, #12]
 8001718:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800171c:	430b      	orrs	r3, r1
 800171e:	6063      	str	r3, [r4, #4]
 8001720:	e77e      	b.n	8001620 <HAL_RCC_ClockConfig+0x34>
 8001722:	bf00      	nop
 8001724:	40022000 	.word	0x40022000
 8001728:	40021000 	.word	0x40021000
 800172c:	0800299b 	.word	0x0800299b
 8001730:	20000004 	.word	0x20000004

08001734 <HAL_RCC_GetHCLKFreq>:
}
 8001734:	4b01      	ldr	r3, [pc, #4]	; (800173c <HAL_RCC_GetHCLKFreq+0x8>)
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	20000004 	.word	0x20000004

08001740 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001740:	6803      	ldr	r3, [r0, #0]
{
 8001742:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001746:	07d9      	lsls	r1, r3, #31
{
 8001748:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800174a:	d520      	bpl.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800174c:	4c35      	ldr	r4, [pc, #212]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800174e:	69e3      	ldr	r3, [r4, #28]
 8001750:	00da      	lsls	r2, r3, #3
 8001752:	d432      	bmi.n	80017ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001754:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	69e3      	ldr	r3, [r4, #28]
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800175c:	61e3      	str	r3, [r4, #28]
 800175e:	69e3      	ldr	r3, [r4, #28]
 8001760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001768:	4e2f      	ldr	r6, [pc, #188]	; (8001828 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800176a:	6833      	ldr	r3, [r6, #0]
 800176c:	05db      	lsls	r3, r3, #23
 800176e:	d526      	bpl.n	80017be <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001770:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001772:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001776:	d136      	bne.n	80017e6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001778:	6a23      	ldr	r3, [r4, #32]
 800177a:	686a      	ldr	r2, [r5, #4]
 800177c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001780:	4313      	orrs	r3, r2
 8001782:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001784:	b11f      	cbz	r7, 800178e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001786:	69e3      	ldr	r3, [r4, #28]
 8001788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800178c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800178e:	6828      	ldr	r0, [r5, #0]
 8001790:	0783      	lsls	r3, r0, #30
 8001792:	d506      	bpl.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001794:	4a23      	ldr	r2, [pc, #140]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001796:	68a9      	ldr	r1, [r5, #8]
 8001798:	6853      	ldr	r3, [r2, #4]
 800179a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800179e:	430b      	orrs	r3, r1
 80017a0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80017a2:	f010 0010 	ands.w	r0, r0, #16
 80017a6:	d01b      	beq.n	80017e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80017a8:	4a1e      	ldr	r2, [pc, #120]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80017aa:	68e9      	ldr	r1, [r5, #12]
 80017ac:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80017ae:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80017b0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80017b4:	430b      	orrs	r3, r1
 80017b6:	6053      	str	r3, [r2, #4]
 80017b8:	e012      	b.n	80017e0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80017ba:	2700      	movs	r7, #0
 80017bc:	e7d4      	b.n	8001768 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017be:	6833      	ldr	r3, [r6, #0]
 80017c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80017c6:	f7ff fa19 	bl	8000bfc <HAL_GetTick>
 80017ca:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017cc:	6833      	ldr	r3, [r6, #0]
 80017ce:	05d8      	lsls	r0, r3, #23
 80017d0:	d4ce      	bmi.n	8001770 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017d2:	f7ff fa13 	bl	8000bfc <HAL_GetTick>
 80017d6:	eba0 0008 	sub.w	r0, r0, r8
 80017da:	2864      	cmp	r0, #100	; 0x64
 80017dc:	d9f6      	bls.n	80017cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80017de:	2003      	movs	r0, #3
}
 80017e0:	b002      	add	sp, #8
 80017e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80017e6:	686a      	ldr	r2, [r5, #4]
 80017e8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d0c3      	beq.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80017f0:	2001      	movs	r0, #1
 80017f2:	4a0e      	ldr	r2, [pc, #56]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80017f4:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80017f6:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017f8:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80017fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017fe:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001800:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001802:	07d9      	lsls	r1, r3, #31
 8001804:	d5b8      	bpl.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001806:	f7ff f9f9 	bl	8000bfc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180a:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800180e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001810:	6a23      	ldr	r3, [r4, #32]
 8001812:	079a      	lsls	r2, r3, #30
 8001814:	d4b0      	bmi.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001816:	f7ff f9f1 	bl	8000bfc <HAL_GetTick>
 800181a:	1b80      	subs	r0, r0, r6
 800181c:	4540      	cmp	r0, r8
 800181e:	d9f7      	bls.n	8001810 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001820:	e7dd      	b.n	80017de <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001822:	bf00      	nop
 8001824:	40021000 	.word	0x40021000
 8001828:	40007000 	.word	0x40007000
 800182c:	42420440 	.word	0x42420440

08001830 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8001830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001834:	4604      	mov	r4, r0
 8001836:	4688      	mov	r8, r1
 8001838:	4617      	mov	r7, r2
 800183a:	461d      	mov	r5, r3
 800183c:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800183e:	6822      	ldr	r2, [r4, #0]
 8001840:	6893      	ldr	r3, [r2, #8]
 8001842:	ea38 0303 	bics.w	r3, r8, r3
 8001846:	bf0c      	ite	eq
 8001848:	2301      	moveq	r3, #1
 800184a:	2300      	movne	r3, #0
 800184c:	429f      	cmp	r7, r3
 800184e:	d102      	bne.n	8001856 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001850:	2000      	movs	r0, #0
}
 8001852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001856:	1c6b      	adds	r3, r5, #1
 8001858:	d0f2      	beq.n	8001840 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800185a:	bb55      	cbnz	r5, 80018b2 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800185c:	6823      	ldr	r3, [r4, #0]
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001864:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001866:	6862      	ldr	r2, [r4, #4]
 8001868:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800186c:	d10a      	bne.n	8001884 <SPI_WaitFlagStateUntilTimeout+0x54>
 800186e:	68a2      	ldr	r2, [r4, #8]
 8001870:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001874:	d002      	beq.n	800187c <SPI_WaitFlagStateUntilTimeout+0x4c>
 8001876:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800187a:	d103      	bne.n	8001884 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001882:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001884:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001886:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800188a:	d109      	bne.n	80018a0 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001892:	0412      	lsls	r2, r2, #16
 8001894:	0c12      	lsrs	r2, r2, #16
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800189e:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 80018a0:	2301      	movs	r3, #1
 80018a2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80018a6:	2300      	movs	r3, #0
 80018a8:	2003      	movs	r0, #3
 80018aa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80018ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80018b2:	f7ff f9a3 	bl	8000bfc <HAL_GetTick>
 80018b6:	1b80      	subs	r0, r0, r6
 80018b8:	4285      	cmp	r5, r0
 80018ba:	d8c0      	bhi.n	800183e <SPI_WaitFlagStateUntilTimeout+0xe>
 80018bc:	e7ce      	b.n	800185c <SPI_WaitFlagStateUntilTimeout+0x2c>

080018be <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80018be:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80018c0:	460b      	mov	r3, r1
 80018c2:	9200      	str	r2, [sp, #0]
 80018c4:	2180      	movs	r1, #128	; 0x80
 80018c6:	2200      	movs	r2, #0
{
 80018c8:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80018ca:	f7ff ffb1 	bl	8001830 <SPI_WaitFlagStateUntilTimeout>
 80018ce:	b120      	cbz	r0, 80018da <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 80018d0:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80018d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80018d4:	f043 0320 	orr.w	r3, r3, #32
 80018d8:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 80018da:	b002      	add	sp, #8
 80018dc:	bd10      	pop	{r4, pc}

080018de <HAL_SPI_Transmit>:
{
 80018de:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80018e2:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80018e4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80018e8:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80018ea:	2b01      	cmp	r3, #1
{
 80018ec:	460d      	mov	r5, r1
 80018ee:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80018f0:	f000 809c 	beq.w	8001a2c <HAL_SPI_Transmit+0x14e>
 80018f4:	2301      	movs	r3, #1
 80018f6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80018fa:	f7ff f97f 	bl	8000bfc <HAL_GetTick>
 80018fe:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8001900:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8001904:	b2c0      	uxtb	r0, r0
 8001906:	2801      	cmp	r0, #1
 8001908:	f040 808e 	bne.w	8001a28 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 800190c:	2d00      	cmp	r5, #0
 800190e:	d04e      	beq.n	80019ae <HAL_SPI_Transmit+0xd0>
 8001910:	f1b8 0f00 	cmp.w	r8, #0
 8001914:	d04b      	beq.n	80019ae <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001916:	2303      	movs	r3, #3
 8001918:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800191c:	2300      	movs	r3, #0
 800191e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001920:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001922:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001926:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001928:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800192a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 800192c:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800192e:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001930:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001932:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001936:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8001938:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 800193c:	bf02      	ittt	eq
 800193e:	681a      	ldreq	r2, [r3, #0]
 8001940:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8001944:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800194a:	bf5e      	ittt	pl
 800194c:	681a      	ldrpl	r2, [r3, #0]
 800194e:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8001952:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001954:	68e2      	ldr	r2, [r4, #12]
 8001956:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800195a:	6862      	ldr	r2, [r4, #4]
 800195c:	d138      	bne.n	80019d0 <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800195e:	b11a      	cbz	r2, 8001968 <HAL_SPI_Transmit+0x8a>
 8001960:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001962:	b292      	uxth	r2, r2
 8001964:	2a01      	cmp	r2, #1
 8001966:	d106      	bne.n	8001976 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8001968:	f835 2b02 	ldrh.w	r2, [r5], #2
 800196c:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 800196e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001970:	3b01      	subs	r3, #1
 8001972:	b29b      	uxth	r3, r3
 8001974:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8001976:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001978:	b29b      	uxth	r3, r3
 800197a:	b993      	cbnz	r3, 80019a2 <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800197c:	9700      	str	r7, [sp, #0]
 800197e:	4633      	mov	r3, r6
 8001980:	2201      	movs	r2, #1
 8001982:	2102      	movs	r1, #2
 8001984:	4620      	mov	r0, r4
 8001986:	f7ff ff53 	bl	8001830 <SPI_WaitFlagStateUntilTimeout>
 800198a:	b978      	cbnz	r0, 80019ac <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800198c:	463a      	mov	r2, r7
 800198e:	4631      	mov	r1, r6
 8001990:	4620      	mov	r0, r4
 8001992:	f7ff ff94 	bl	80018be <SPI_CheckFlag_BSY>
 8001996:	2800      	cmp	r0, #0
 8001998:	d038      	beq.n	8001a0c <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800199a:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 800199c:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800199e:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 80019a0:	e005      	b.n	80019ae <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019a2:	6823      	ldr	r3, [r4, #0]
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	0790      	lsls	r0, r2, #30
 80019a8:	d4de      	bmi.n	8001968 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80019aa:	b94e      	cbnz	r6, 80019c0 <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 80019ac:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80019b4:	2300      	movs	r3, #0
 80019b6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80019ba:	b004      	add	sp, #16
 80019bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80019c0:	1c71      	adds	r1, r6, #1
 80019c2:	d0d8      	beq.n	8001976 <HAL_SPI_Transmit+0x98>
 80019c4:	f7ff f91a 	bl	8000bfc <HAL_GetTick>
 80019c8:	1bc0      	subs	r0, r0, r7
 80019ca:	4286      	cmp	r6, r0
 80019cc:	d8d3      	bhi.n	8001976 <HAL_SPI_Transmit+0x98>
 80019ce:	e7ed      	b.n	80019ac <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80019d0:	b11a      	cbz	r2, 80019da <HAL_SPI_Transmit+0xfc>
 80019d2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80019d4:	b292      	uxth	r2, r2
 80019d6:	2a01      	cmp	r2, #1
 80019d8:	d106      	bne.n	80019e8 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80019da:	f815 2b01 	ldrb.w	r2, [r5], #1
 80019de:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80019e0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80019e8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0c5      	beq.n	800197c <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019f0:	6823      	ldr	r3, [r4, #0]
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	0792      	lsls	r2, r2, #30
 80019f6:	d4f0      	bmi.n	80019da <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80019f8:	2e00      	cmp	r6, #0
 80019fa:	d0d7      	beq.n	80019ac <HAL_SPI_Transmit+0xce>
 80019fc:	1c73      	adds	r3, r6, #1
 80019fe:	d0f3      	beq.n	80019e8 <HAL_SPI_Transmit+0x10a>
 8001a00:	f7ff f8fc 	bl	8000bfc <HAL_GetTick>
 8001a04:	1bc0      	subs	r0, r0, r7
 8001a06:	4286      	cmp	r6, r0
 8001a08:	d8ee      	bhi.n	80019e8 <HAL_SPI_Transmit+0x10a>
 8001a0a:	e7cf      	b.n	80019ac <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a0c:	68a3      	ldr	r3, [r4, #8]
 8001a0e:	b933      	cbnz	r3, 8001a1e <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a10:	9303      	str	r3, [sp, #12]
 8001a12:	6823      	ldr	r3, [r4, #0]
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	9203      	str	r2, [sp, #12]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	9303      	str	r3, [sp, #12]
 8001a1c:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8001a20:	3000      	adds	r0, #0
 8001a22:	bf18      	it	ne
 8001a24:	2001      	movne	r0, #1
 8001a26:	e7c2      	b.n	80019ae <HAL_SPI_Transmit+0xd0>
 8001a28:	2002      	movs	r0, #2
 8001a2a:	e7c0      	b.n	80019ae <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	e7c4      	b.n	80019ba <HAL_SPI_Transmit+0xdc>

08001a30 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a30:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001a32:	4604      	mov	r4, r0
 8001a34:	2800      	cmp	r0, #0
 8001a36:	d034      	beq.n	8001aa2 <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001a3c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001a40:	b90b      	cbnz	r3, 8001a46 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a42:	f000 fab1 	bl	8001fa8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a46:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a48:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001a4a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001a4e:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001a50:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8001a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a56:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001a58:	6863      	ldr	r3, [r4, #4]
 8001a5a:	69a2      	ldr	r2, [r4, #24]
 8001a5c:	4303      	orrs	r3, r0
 8001a5e:	68e0      	ldr	r0, [r4, #12]
 8001a60:	4303      	orrs	r3, r0
 8001a62:	6920      	ldr	r0, [r4, #16]
 8001a64:	4303      	orrs	r3, r0
 8001a66:	6960      	ldr	r0, [r4, #20]
 8001a68:	4303      	orrs	r3, r0
 8001a6a:	69e0      	ldr	r0, [r4, #28]
 8001a6c:	4303      	orrs	r3, r0
 8001a6e:	6a20      	ldr	r0, [r4, #32]
 8001a70:	4303      	orrs	r3, r0
 8001a72:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001a74:	4303      	orrs	r3, r0
 8001a76:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001a7a:	4303      	orrs	r3, r0
 8001a7c:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001a7e:	0c12      	lsrs	r2, r2, #16
 8001a80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a82:	f002 0204 	and.w	r2, r2, #4
 8001a86:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001a88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001a8a:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001a8c:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a8e:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001a90:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a96:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001a98:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001a9a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001a9c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8001aa0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001aa2:	2001      	movs	r0, #1
}
 8001aa4:	bd10      	pop	{r4, pc}
	...

08001aa8 <OledSetCursor>:
OledSetCursor(int xch, int ych)
	{

	/* Clamp the specified location to the display surface
	*/
	if (xch >= xchOledMax) {
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <OledSetCursor+0x30>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4283      	cmp	r3, r0
		xch = xchOledMax-1;
 8001aae:	bfd8      	it	le
 8001ab0:	f103 30ff 	addle.w	r0, r3, #4294967295
	}

	if (ych >= ychOledMax) {
 8001ab4:	4b09      	ldr	r3, [pc, #36]	; (8001adc <OledSetCursor+0x34>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	428b      	cmp	r3, r1
		ych = ychOledMax-1;
 8001aba:	bfd8      	it	le
 8001abc:	f103 31ff 	addle.w	r1, r3, #4294967295
	}

	/* Save the given character location.
	*/
	xchOledCur = xch;
 8001ac0:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <OledSetCursor+0x38>)
 8001ac2:	6018      	str	r0, [r3, #0]
	ychOledCur = ych;
 8001ac4:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <OledSetCursor+0x3c>)
 8001ac6:	6019      	str	r1, [r3, #0]

	/* Convert the character location to a frame buffer address.
	*/
	OledMoveTo(xch*dxcoOledFontCur, ych*dycoOledFontCur);
 8001ac8:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <OledSetCursor+0x40>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <OledSetCursor+0x44>)
 8001ace:	4351      	muls	r1, r2
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4358      	muls	r0, r3
 8001ad4:	f000 b8be 	b.w	8001c54 <OledMoveTo>
 8001ad8:	200000a4 	.word	0x200000a4
 8001adc:	200001b4 	.word	0x200001b4
 8001ae0:	200000a8 	.word	0x200000a8
 8001ae4:	200000ac 	.word	0x200000ac
 8001ae8:	200003cc 	.word	0x200003cc
 8001aec:	200003d0 	.word	0x200003d0

08001af0 <OledDrawGlyph>:
	{
	uint8_t *	pbFont;
	uint8_t *	pbBmp;
	int		ib;

	if ((ch & 0x80) != 0) {
 8001af0:	0603      	lsls	r3, r0, #24
	{
 8001af2:	b530      	push	{r4, r5, lr}
	if ((ch & 0x80) != 0) {
 8001af4:	d415      	bmi.n	8001b22 <OledDrawGlyph+0x32>
		return;
	}

	if (ch < chOledUserMax) {
 8001af6:	281f      	cmp	r0, #31
		pbFont = pbOledFontUser + ch*cbOledChar;
 8001af8:	bf93      	iteet	ls
 8001afa:	4b0d      	ldrls	r3, [pc, #52]	; (8001b30 <OledDrawGlyph+0x40>)
	}
	else if ((ch & 0x80) == 0) {
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 8001afc:	4a0d      	ldrhi	r2, [pc, #52]	; (8001b34 <OledDrawGlyph+0x44>)
 8001afe:	f1a0 0320 	subhi.w	r3, r0, #32
		pbFont = pbOledFontUser + ch*cbOledChar;
 8001b02:	681b      	ldrls	r3, [r3, #0]
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 8001b04:	bf8a      	itet	hi
 8001b06:	6810      	ldrhi	r0, [r2, #0]
		pbFont = pbOledFontUser + ch*cbOledChar;
 8001b08:	eb03 00c0 	addls.w	r0, r3, r0, lsl #3
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 8001b0c:	eb00 00c3 	addhi.w	r0, r0, r3, lsl #3
	}

	pbBmp = pbOledCur;

	for (ib = 0; ib < dxcoOledFontCur; ib++) {
 8001b10:	4601      	mov	r1, r0
	pbBmp = pbOledCur;
 8001b12:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <OledDrawGlyph+0x48>)
	for (ib = 0; ib < dxcoOledFontCur; ib++) {
 8001b14:	4d09      	ldr	r5, [pc, #36]	; (8001b3c <OledDrawGlyph+0x4c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	682c      	ldr	r4, [r5, #0]
 8001b1c:	1a0a      	subs	r2, r1, r0
 8001b1e:	4294      	cmp	r4, r2
 8001b20:	dc00      	bgt.n	8001b24 <OledDrawGlyph+0x34>
 8001b22:	bd30      	pop	{r4, r5, pc}
		*pbBmp++ = *pbFont++;
 8001b24:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001b28:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001b2c:	e7f5      	b.n	8001b1a <OledDrawGlyph+0x2a>
 8001b2e:	bf00      	nop
 8001b30:	200003dc 	.word	0x200003dc
 8001b34:	200003c8 	.word	0x200003c8
 8001b38:	200003c0 	.word	0x200003c0
 8001b3c:	200003d0 	.word	0x200003d0

08001b40 <OledAdvanceCursor>:

void
OledAdvanceCursor()
	{

	xchOledCur += 1;
 8001b40:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <OledAdvanceCursor+0x34>)
	if (xchOledCur >= xchOledMax) {
 8001b42:	490d      	ldr	r1, [pc, #52]	; (8001b78 <OledAdvanceCursor+0x38>)
	xchOledCur += 1;
 8001b44:	681a      	ldr	r2, [r3, #0]
	if (xchOledCur >= xchOledMax) {
 8001b46:	6809      	ldr	r1, [r1, #0]
	xchOledCur += 1;
 8001b48:	3201      	adds	r2, #1
	if (xchOledCur >= xchOledMax) {
 8001b4a:	428a      	cmp	r2, r1
	xchOledCur += 1;
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	4a0b      	ldr	r2, [pc, #44]	; (8001b7c <OledAdvanceCursor+0x3c>)
	if (xchOledCur >= xchOledMax) {
 8001b50:	db04      	blt.n	8001b5c <OledAdvanceCursor+0x1c>
		xchOledCur = 0;
 8001b52:	2100      	movs	r1, #0
 8001b54:	6019      	str	r1, [r3, #0]
		ychOledCur += 1;
 8001b56:	6811      	ldr	r1, [r2, #0]
 8001b58:	3101      	adds	r1, #1
 8001b5a:	6011      	str	r1, [r2, #0]
	}
	if (ychOledCur >= ychOledMax) {
 8001b5c:	4908      	ldr	r1, [pc, #32]	; (8001b80 <OledAdvanceCursor+0x40>)
 8001b5e:	6810      	ldr	r0, [r2, #0]
 8001b60:	6809      	ldr	r1, [r1, #0]
 8001b62:	4288      	cmp	r0, r1
		ychOledCur = 0;
 8001b64:	bfa4      	itt	ge
 8001b66:	2100      	movge	r1, #0
 8001b68:	6011      	strge	r1, [r2, #0]
	}

	OledSetCursor(xchOledCur, ychOledCur);
 8001b6a:	6811      	ldr	r1, [r2, #0]
 8001b6c:	6818      	ldr	r0, [r3, #0]
 8001b6e:	f7ff bf9b 	b.w	8001aa8 <OledSetCursor>
 8001b72:	bf00      	nop
 8001b74:	200000a8 	.word	0x200000a8
 8001b78:	200000a4 	.word	0x200000a4
 8001b7c:	200000ac 	.word	0x200000ac
 8001b80:	200001b4 	.word	0x200001b4

08001b84 <OledPutString>:
	{
 8001b84:	b510      	push	{r4, lr}
 8001b86:	1e44      	subs	r4, r0, #1
	while (*sz != '\0') {
 8001b88:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001b8c:	b930      	cbnz	r0, 8001b9c <OledPutString+0x18>
	if (fOledCharUpdate) {
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <OledPutString+0x24>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	b143      	cbz	r3, 8001ba6 <OledPutString+0x22>
}
 8001b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		OledUpdate();
 8001b98:	f000 b834 	b.w	8001c04 <OledUpdate>
		OledDrawGlyph(*sz);
 8001b9c:	f7ff ffa8 	bl	8001af0 <OledDrawGlyph>
		OledAdvanceCursor();
 8001ba0:	f7ff ffce 	bl	8001b40 <OledAdvanceCursor>
 8001ba4:	e7f0      	b.n	8001b88 <OledPutString+0x4>
 8001ba6:	bd10      	pop	{r4, pc}
 8001ba8:	200003d4 	.word	0x200003d4

08001bac <OledPutBuffer>:
**		Send the bytes specified in rgbTx to the slave and return
**		the bytes read from the slave in rgbRx
*/
void
OledPutBuffer(int cb, uint8_t * rgbTx)
	{
 8001bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bae:	4605      	mov	r5, r0
 8001bb0:	460e      	mov	r6, r1
	int		ib;
	uint8_t	bTmp;

	/* Write/Read the data
	*/
	for (ib = 0; ib < cb; ib++) {
 8001bb2:	2400      	movs	r4, #0

	    HAL_SPI_Transmit(&hspi1, rgbTx, 1, HAL_MAX_DELAY);
 8001bb4:	4f06      	ldr	r7, [pc, #24]	; (8001bd0 <OledPutBuffer+0x24>)
	for (ib = 0; ib < cb; ib++) {
 8001bb6:	42ac      	cmp	r4, r5
 8001bb8:	eb06 0104 	add.w	r1, r6, r4
 8001bbc:	db00      	blt.n	8001bc0 <OledPutBuffer+0x14>
	    rgbTx++;
		//bTmp = spiCon.transfer(*rgbTx++);

	}

}
 8001bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    HAL_SPI_Transmit(&hspi1, rgbTx, 1, HAL_MAX_DELAY);
 8001bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	4638      	mov	r0, r7
 8001bc8:	f7ff fe89 	bl	80018de <HAL_SPI_Transmit>
	for (ib = 0; ib < cb; ib++) {
 8001bcc:	3401      	adds	r4, #1
 8001bce:	e7f2      	b.n	8001bb6 <OledPutBuffer+0xa>
 8001bd0:	20000414 	.word	0x20000414

08001bd4 <Spi2PutByte>:
**	Description:
**		Write/Read a byte on SPI port 2
*/
uint8_t
Spi2PutByte(uint8_t bVal)
	{
 8001bd4:	b507      	push	{r0, r1, r2, lr}
 8001bd6:	a902      	add	r1, sp, #8
 8001bd8:	f801 0d01 	strb.w	r0, [r1, #-1]!
	uint8_t	bRx;

    HAL_SPI_Transmit(&hspi1, &bVal, 1, HAL_MAX_DELAY);
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001be0:	2201      	movs	r2, #1
 8001be2:	4803      	ldr	r0, [pc, #12]	; (8001bf0 <Spi2PutByte+0x1c>)
 8001be4:	f7ff fe7b 	bl	80018de <HAL_SPI_Transmit>

	// bRx = spiCon.transfer(bVal);
	
	//return bRx;
}
 8001be8:	b003      	add	sp, #12
 8001bea:	f85d fb04 	ldr.w	pc, [sp], #4
 8001bee:	bf00      	nop
 8001bf0:	20000414 	.word	0x20000414

08001bf4 <digitalWrite>:

void digitalWrite(uint16_t mypin, unsigned char cLevel){
	
	
	HAL_GPIO_WritePin(GPIOA, mypin, cLevel);
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	4601      	mov	r1, r0
 8001bf8:	4801      	ldr	r0, [pc, #4]	; (8001c00 <digitalWrite+0xc>)
 8001bfa:	f7ff bb27 	b.w	800124c <HAL_GPIO_WritePin>
 8001bfe:	bf00      	nop
 8001c00:	40010800 	.word	0x40010800

08001c04 <OledUpdate>:
	{
 8001c04:	b538      	push	{r3, r4, r5, lr}
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 8001c06:	2400      	movs	r4, #0
		OledPutBuffer(ccolOledMax, pb);
 8001c08:	4d0e      	ldr	r5, [pc, #56]	; (8001c44 <OledUpdate+0x40>)
		digitalWrite(DataCmd, LOW);
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	2002      	movs	r0, #2
 8001c0e:	f7ff fff1 	bl	8001bf4 <digitalWrite>
		Spi2PutByte(0x22);		//Set page command
 8001c12:	2022      	movs	r0, #34	; 0x22
 8001c14:	f7ff ffde 	bl	8001bd4 <Spi2PutByte>
		Spi2PutByte(ipag);		//page number
 8001c18:	b2e0      	uxtb	r0, r4
 8001c1a:	f7ff ffdb 	bl	8001bd4 <Spi2PutByte>
		Spi2PutByte(0x00);		//set low nybble of column
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f7ff ffd8 	bl	8001bd4 <Spi2PutByte>
		Spi2PutByte(0x10);		//set high nybble of column
 8001c24:	2010      	movs	r0, #16
 8001c26:	f7ff ffd5 	bl	8001bd4 <Spi2PutByte>
		digitalWrite(DataCmd, HIGH);
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	2002      	movs	r0, #2
 8001c2e:	f7ff ffe1 	bl	8001bf4 <digitalWrite>
		OledPutBuffer(ccolOledMax, pb);
 8001c32:	eb05 11c4 	add.w	r1, r5, r4, lsl #7
 8001c36:	2080      	movs	r0, #128	; 0x80
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 8001c38:	3401      	adds	r4, #1
		OledPutBuffer(ccolOledMax, pb);
 8001c3a:	f7ff ffb7 	bl	8001bac <OledPutBuffer>
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 8001c3e:	2c04      	cmp	r4, #4
 8001c40:	d1e3      	bne.n	8001c0a <OledUpdate+0x6>
}
 8001c42:	bd38      	pop	{r3, r4, r5, pc}
 8001c44:	200001bc 	.word	0x200001bc

08001c48 <OledClampXco>:
		xco = ccolOledMax-1;
	}

	return xco;

}
 8001c48:	f380 0007 	usat	r0, #7, r0
 8001c4c:	4770      	bx	lr

08001c4e <OledClampYco>:
		yco = crowOledMax-1;
	}

	return yco;

}
 8001c4e:	f380 0005 	usat	r0, #5, r0
 8001c52:	4770      	bx	lr

08001c54 <OledMoveTo>:
	{
 8001c54:	b508      	push	{r3, lr}
	xco = OledClampXco(xco);
 8001c56:	f7ff fff7 	bl	8001c48 <OledClampXco>
 8001c5a:	4603      	mov	r3, r0
	yco = OledClampYco(yco);
 8001c5c:	4608      	mov	r0, r1
 8001c5e:	f7ff fff6 	bl	8001c4e <OledClampYco>
	xcoOledCur = xco;
 8001c62:	4a09      	ldr	r2, [pc, #36]	; (8001c88 <OledMoveTo+0x34>)
 8001c64:	6013      	str	r3, [r2, #0]
	ycoOledCur = yco;
 8001c66:	4a09      	ldr	r2, [pc, #36]	; (8001c8c <OledMoveTo+0x38>)
 8001c68:	6010      	str	r0, [r2, #0]
	pbOledCur = &rgbOledBmp[((yco/8) * ccolOledMax) + xco];
 8001c6a:	2208      	movs	r2, #8
 8001c6c:	fb90 f2f2 	sdiv	r2, r0, r2
 8001c70:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8001c74:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <OledMoveTo+0x3c>)
	bnOledCur = yco & 7;
 8001c76:	f000 0007 	and.w	r0, r0, #7
	pbOledCur = &rgbOledBmp[((yco/8) * ccolOledMax) + xco];
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <OledMoveTo+0x40>)
 8001c7e:	6013      	str	r3, [r2, #0]
	bnOledCur = yco & 7;
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <OledMoveTo+0x44>)
 8001c82:	6018      	str	r0, [r3, #0]
 8001c84:	bd08      	pop	{r3, pc}
 8001c86:	bf00      	nop
 8001c88:	200003bc 	.word	0x200003bc
 8001c8c:	200001b8 	.word	0x200001b8
 8001c90:	200001bc 	.word	0x200001bc
 8001c94:	200003c0 	.word	0x200003c0
 8001c98:	200003e0 	.word	0x200003e0

08001c9c <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c9c:	2301      	movs	r3, #1
{
 8001c9e:	b510      	push	{r4, lr}
 8001ca0:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ca2:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001ca4:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ca6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001ca8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001caa:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cac:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cae:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cb0:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb2:	f7ff fad1 	bl	8001258 <HAL_RCC_OscConfig>
 8001cb6:	4601      	mov	r1, r0
 8001cb8:	b100      	cbz	r0, 8001cbc <SystemClock_Config+0x20>
 8001cba:	e7fe      	b.n	8001cba <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cbc:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001cbe:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc0:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cc2:	9008      	str	r0, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc4:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cc6:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc8:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cca:	f7ff fc8f 	bl	80015ec <HAL_RCC_ClockConfig>
 8001cce:	b100      	cbz	r0, 8001cd2 <SystemClock_Config+0x36>
 8001cd0:	e7fe      	b.n	8001cd0 <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001cd2:	9003      	str	r0, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd4:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001cd6:	9401      	str	r4, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd8:	f7ff fd32 	bl	8001740 <HAL_RCCEx_PeriphCLKConfig>
 8001cdc:	4604      	mov	r4, r0
 8001cde:	b100      	cbz	r0, 8001ce2 <SystemClock_Config+0x46>
 8001ce0:	e7fe      	b.n	8001ce0 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001ce2:	f7ff fd27 	bl	8001734 <HAL_RCC_GetHCLKFreq>
 8001ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cea:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cee:	f7ff f9a5 	bl	800103c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001cf2:	2004      	movs	r0, #4
 8001cf4:	f7ff f9b8 	bl	8001068 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001cf8:	4622      	mov	r2, r4
 8001cfa:	4621      	mov	r1, r4
 8001cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8001d00:	f7ff f968 	bl	8000fd4 <HAL_NVIC_SetPriority>
}
 8001d04:	b014      	add	sp, #80	; 0x50
 8001d06:	bd10      	pop	{r4, pc}

08001d08 <main>:
{
 8001d08:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8001d0c:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8001d0e:	f7fe ff5b 	bl	8000bc8 <HAL_Init>
  SystemClock_Config();
 8001d12:	f7ff ffc3 	bl	8001c9c <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d16:	4b62      	ldr	r3, [pc, #392]	; (8001ea0 <main+0x198>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d1e:	4861      	ldr	r0, [pc, #388]	; (8001ea4 <main+0x19c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d20:	f042 0210 	orr.w	r2, r2, #16
 8001d24:	619a      	str	r2, [r3, #24]
 8001d26:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d28:	2501      	movs	r5, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2a:	f002 0210 	and.w	r2, r2, #16
 8001d2e:	9200      	str	r2, [sp, #0]
 8001d30:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d32:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2602      	movs	r6, #2
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d36:	f042 0220 	orr.w	r2, r2, #32
 8001d3a:	619a      	str	r2, [r3, #24]
 8001d3c:	699a      	ldr	r2, [r3, #24]
  hadc1.Instance = ADC1;
 8001d3e:	4c5a      	ldr	r4, [pc, #360]	; (8001ea8 <main+0x1a0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d40:	f002 0220 	and.w	r2, r2, #32
 8001d44:	9201      	str	r2, [sp, #4]
 8001d46:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d48:	699a      	ldr	r2, [r3, #24]
 8001d4a:	f042 0204 	orr.w	r2, r2, #4
 8001d4e:	619a      	str	r2, [r3, #24]
 8001d50:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d54:	f003 0304 	and.w	r3, r3, #4
 8001d58:	9302      	str	r3, [sp, #8]
 8001d5a:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d5c:	f7ff fa76 	bl	800124c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001d60:	2200      	movs	r2, #0
 8001d62:	2107      	movs	r1, #7
 8001d64:	4851      	ldr	r0, [pc, #324]	; (8001eac <main+0x1a4>)
 8001d66:	f7ff fa71 	bl	800124c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6e:	a903      	add	r1, sp, #12
 8001d70:	484c      	ldr	r0, [pc, #304]	; (8001ea4 <main+0x19c>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d72:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d74:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d78:	f7ff f988 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001d7c:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7e:	484b      	ldr	r0, [pc, #300]	; (8001eac <main+0x1a4>)
 8001d80:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001d82:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d84:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d86:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	f7ff f980 	bl	800108c <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 8001d8c:	4b48      	ldr	r3, [pc, #288]	; (8001eb0 <main+0x1a8>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d8e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8001d92:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d94:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d96:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d98:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d9a:	60e3      	str	r3, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d9c:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d9e:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001da0:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001da2:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001da4:	f7ff f884 	bl	8000eb0 <HAL_ADC_Init>
 8001da8:	b100      	cbz	r0, 8001dac <main+0xa4>
 8001daa:	e7fe      	b.n	8001daa <main+0xa2>
  sConfig.Channel = ADC_CHANNEL_3;
 8001dac:	2303      	movs	r3, #3
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001dae:	9005      	str	r0, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001db0:	a903      	add	r1, sp, #12
 8001db2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 8001db4:	9303      	str	r3, [sp, #12]
  sConfig.Rank = 1;
 8001db6:	9504      	str	r5, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001db8:	f7fe ff3a 	bl	8000c30 <HAL_ADC_ConfigChannel>
 8001dbc:	b100      	cbz	r0, 8001dc0 <main+0xb8>
 8001dbe:	e7fe      	b.n	8001dbe <main+0xb6>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dc0:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Instance = SPI1;
 8001dc4:	4b3b      	ldr	r3, [pc, #236]	; (8001eb4 <main+0x1ac>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dc6:	493c      	ldr	r1, [pc, #240]	; (8001eb8 <main+0x1b0>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dc8:	6098      	str	r0, [r3, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dca:	e883 0006 	stmia.w	r3, {r1, r2}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001dce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001dd4:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dd6:	60d8      	str	r0, [r3, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dd8:	61d8      	str	r0, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dda:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ddc:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dde:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001de0:	4618      	mov	r0, r3
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001de2:	611e      	str	r6, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001de4:	615d      	str	r5, [r3, #20]
  hspi1.Init.CRCPolynomial = 10;
 8001de6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001de8:	f7ff fe22 	bl	8001a30 <HAL_SPI_Init>
 8001dec:	b100      	cbz	r0, 8001df0 <main+0xe8>
 8001dee:	e7fe      	b.n	8001dee <main+0xe6>
  HAL_ADC_Start(&hadc1);
 8001df0:	4620      	mov	r0, r4
	Vx = (3.3*leitura)/4096.0;
 8001df2:	a529      	add	r5, pc, #164	; (adr r5, 8001e98 <main+0x190>)
 8001df4:	e9d5 4500 	ldrd	r4, r5, [r5]
  HAL_ADC_Start(&hadc1);
 8001df8:	f7fe ffd6 	bl	8000da8 <HAL_ADC_Start>
	  OledPutString("Resistencia: ");
 8001dfc:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8001ed4 <main+0x1cc>
	  OledSetCursor(0,0);
 8001e00:	2100      	movs	r1, #0
 8001e02:	4608      	mov	r0, r1
 8001e04:	f7ff fe50 	bl	8001aa8 <OledSetCursor>
	  OledPutString("Resistencia: ");
 8001e08:	4658      	mov	r0, fp
 8001e0a:	f7ff febb 	bl	8001b84 <OledPutString>
	leitura = (float) HAL_ADC_GetValue(&hadc1); // L o valor de tenso do pino de entrada
 8001e0e:	4826      	ldr	r0, [pc, #152]	; (8001ea8 <main+0x1a0>)
 8001e10:	f7fe ff0a 	bl	8000c28 <HAL_ADC_GetValue>
 8001e14:	f7fe fe6c 	bl	8000af0 <__aeabi_ui2f>
 8001e18:	4b28      	ldr	r3, [pc, #160]	; (8001ebc <main+0x1b4>)
 8001e1a:	6018      	str	r0, [r3, #0]
	Vx = (3.3*leitura)/4096.0;
 8001e1c:	f7fe fafc 	bl	8000418 <__aeabi_f2d>
 8001e20:	4622      	mov	r2, r4
 8001e22:	462b      	mov	r3, r5
 8001e24:	f7fe fb4c 	bl	80004c0 <__aeabi_dmul>
 8001e28:	2200      	movs	r2, #0
 8001e2a:	4b25      	ldr	r3, [pc, #148]	; (8001ec0 <main+0x1b8>)
 8001e2c:	f7fe fb48 	bl	80004c0 <__aeabi_dmul>
 8001e30:	f7fe fd58 	bl	80008e4 <__aeabi_d2f>
 8001e34:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <main+0x1bc>)
 8001e36:	4682      	mov	sl, r0
 8001e38:	6018      	str	r0, [r3, #0]
	resultado = ((3.3*R_fixa)/Vx) - R_fixa;
 8001e3a:	4b23      	ldr	r3, [pc, #140]	; (8001ec8 <main+0x1c0>)
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	f7fe faeb 	bl	8000418 <__aeabi_f2d>
 8001e42:	4622      	mov	r2, r4
 8001e44:	462b      	mov	r3, r5
 8001e46:	4606      	mov	r6, r0
 8001e48:	460f      	mov	r7, r1
 8001e4a:	f7fe fb39 	bl	80004c0 <__aeabi_dmul>
 8001e4e:	4680      	mov	r8, r0
 8001e50:	4650      	mov	r0, sl
 8001e52:	4689      	mov	r9, r1
 8001e54:	f7fe fae0 	bl	8000418 <__aeabi_f2d>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4640      	mov	r0, r8
 8001e5e:	4649      	mov	r1, r9
 8001e60:	f7fe fc58 	bl	8000714 <__aeabi_ddiv>
 8001e64:	4632      	mov	r2, r6
 8001e66:	463b      	mov	r3, r7
 8001e68:	f7fe f976 	bl	8000158 <__aeabi_dsub>
 8001e6c:	f7fe fd3a 	bl	80008e4 <__aeabi_d2f>
 8001e70:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <main+0x1c4>)
 8001e72:	6018      	str	r0, [r3, #0]
	OledPutString(sprintf(string_r,"%.2f",resultado));
 8001e74:	f7fe fad0 	bl	8000418 <__aeabi_f2d>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	a803      	add	r0, sp, #12
 8001e7e:	4914      	ldr	r1, [pc, #80]	; (8001ed0 <main+0x1c8>)
 8001e80:	f000 f934 	bl	80020ec <siprintf>
 8001e84:	f7ff fe7e 	bl	8001b84 <OledPutString>
	HAL_Delay(500);
 8001e88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e8c:	f7fe febc 	bl	8000c08 <HAL_Delay>
 8001e90:	e7b6      	b.n	8001e00 <main+0xf8>
 8001e92:	bf00      	nop
 8001e94:	f3af 8000 	nop.w
 8001e98:	66666666 	.word	0x66666666
 8001e9c:	400a6666 	.word	0x400a6666
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	40011000 	.word	0x40011000
 8001ea8:	200003e4 	.word	0x200003e4
 8001eac:	40010800 	.word	0x40010800
 8001eb0:	40012400 	.word	0x40012400
 8001eb4:	20000414 	.word	0x20000414
 8001eb8:	40013000 	.word	0x40013000
 8001ebc:	2000008c 	.word	0x2000008c
 8001ec0:	3f300000 	.word	0x3f300000
 8001ec4:	20000088 	.word	0x20000088
 8001ec8:	20000000 	.word	0x20000000
 8001ecc:	20000090 	.word	0x20000090
 8001ed0:	08002996 	.word	0x08002996
 8001ed4:	08002988 	.word	0x08002988

08001ed8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ed8:	4b21      	ldr	r3, [pc, #132]	; (8001f60 <HAL_MspInit+0x88>)
{
 8001eda:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001edc:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ede:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
 8001ee4:	619a      	str	r2, [r3, #24]
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	9301      	str	r3, [sp, #4]
 8001eee:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef0:	f7ff f85e 	bl	8000fb0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f06f 000b 	mvn.w	r0, #11
 8001efa:	4611      	mov	r1, r2
 8001efc:	f7ff f86a 	bl	8000fd4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001f00:	2200      	movs	r2, #0
 8001f02:	f06f 000a 	mvn.w	r0, #10
 8001f06:	4611      	mov	r1, r2
 8001f08:	f7ff f864 	bl	8000fd4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f06f 0009 	mvn.w	r0, #9
 8001f12:	4611      	mov	r1, r2
 8001f14:	f7ff f85e 	bl	8000fd4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f06f 0004 	mvn.w	r0, #4
 8001f1e:	4611      	mov	r1, r2
 8001f20:	f7ff f858 	bl	8000fd4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001f24:	2200      	movs	r2, #0
 8001f26:	f06f 0003 	mvn.w	r0, #3
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	f7ff f852 	bl	8000fd4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001f30:	2200      	movs	r2, #0
 8001f32:	f06f 0001 	mvn.w	r0, #1
 8001f36:	4611      	mov	r1, r2
 8001f38:	f7ff f84c 	bl	8000fd4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f42:	4611      	mov	r1, r2
 8001f44:	f7ff f846 	bl	8000fd4 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <HAL_MspInit+0x8c>)
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001f58:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f5a:	b003      	add	sp, #12
 8001f5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40010000 	.word	0x40010000

08001f68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f68:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001f6a:	6802      	ldr	r2, [r0, #0]
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <HAL_ADC_MspInit+0x38>)
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d112      	bne.n	8001f98 <HAL_ADC_MspInit+0x30>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f72:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001f76:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f78:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7e:	619a      	str	r2, [r3, #24]
 8001f80:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f82:	4808      	ldr	r0, [pc, #32]	; (8001fa4 <HAL_ADC_MspInit+0x3c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f88:	9301      	str	r3, [sp, #4]
 8001f8a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f8c:	2308      	movs	r3, #8
 8001f8e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f90:	2303      	movs	r3, #3
 8001f92:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f94:	f7ff f87a 	bl	800108c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f98:	b007      	add	sp, #28
 8001f9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f9e:	bf00      	nop
 8001fa0:	40012400 	.word	0x40012400
 8001fa4:	40010800 	.word	0x40010800

08001fa8 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fa8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8001faa:	6802      	ldr	r2, [r0, #0]
 8001fac:	4b0d      	ldr	r3, [pc, #52]	; (8001fe4 <HAL_SPI_MspInit+0x3c>)
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d114      	bne.n	8001fdc <HAL_SPI_MspInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fb2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001fb6:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb8:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001fbe:	619a      	str	r2, [r3, #24]
 8001fc0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc2:	4809      	ldr	r0, [pc, #36]	; (8001fe8 <HAL_SPI_MspInit+0x40>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fc4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fc8:	9301      	str	r3, [sp, #4]
 8001fca:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001fcc:	23a0      	movs	r3, #160	; 0xa0
 8001fce:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd8:	f7ff f858 	bl	800108c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001fdc:	b007      	add	sp, #28
 8001fde:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fe2:	bf00      	nop
 8001fe4:	40013000 	.word	0x40013000
 8001fe8:	40010800 	.word	0x40010800

08001fec <NMI_Handler>:
 8001fec:	4770      	bx	lr

08001fee <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001fee:	e7fe      	b.n	8001fee <HardFault_Handler>

08001ff0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001ff0:	e7fe      	b.n	8001ff0 <MemManage_Handler>

08001ff2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001ff2:	e7fe      	b.n	8001ff2 <BusFault_Handler>

08001ff4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001ff4:	e7fe      	b.n	8001ff4 <UsageFault_Handler>

08001ff6 <SVC_Handler>:
 8001ff6:	4770      	bx	lr

08001ff8 <DebugMon_Handler>:
 8001ff8:	4770      	bx	lr

08001ffa <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001ffa:	4770      	bx	lr

08001ffc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001ffc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ffe:	f7fe fdf5 	bl	8000bec <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002002:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002006:	f7ff b83c 	b.w	8001082 <HAL_SYSTICK_IRQHandler>
	...

0800200c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800200c:	4b0f      	ldr	r3, [pc, #60]	; (800204c <SystemInit+0x40>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	f042 0201 	orr.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <SystemInit+0x44>)
 800201a:	400a      	ands	r2, r1
 800201c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002024:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002028:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002030:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002038:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800203a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800203e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002040:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002044:	4b03      	ldr	r3, [pc, #12]	; (8002054 <SystemInit+0x48>)
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	f8ff0000 	.word	0xf8ff0000
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002058:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800205a:	e003      	b.n	8002064 <LoopCopyDataInit>

0800205c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800205e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002060:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002062:	3104      	adds	r1, #4

08002064 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002064:	480a      	ldr	r0, [pc, #40]	; (8002090 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002066:	4b0b      	ldr	r3, [pc, #44]	; (8002094 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002068:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800206a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800206c:	d3f6      	bcc.n	800205c <CopyDataInit>
  ldr r2, =_sbss
 800206e:	4a0a      	ldr	r2, [pc, #40]	; (8002098 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002070:	e002      	b.n	8002078 <LoopFillZerobss>

08002072 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002074:	f842 3b04 	str.w	r3, [r2], #4

08002078 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002078:	4b08      	ldr	r3, [pc, #32]	; (800209c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800207a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800207c:	d3f9      	bcc.n	8002072 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800207e:	f7ff ffc5 	bl	800200c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002082:	f000 f80f 	bl	80020a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002086:	f7ff fe3f 	bl	8001d08 <main>
  bx lr
 800208a:	4770      	bx	lr
  ldr r3, =_sidata
 800208c:	080029e8 	.word	0x080029e8
  ldr r0, =_sdata
 8002090:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002094:	2000006c 	.word	0x2000006c
  ldr r2, =_sbss
 8002098:	2000006c 	.word	0x2000006c
  ldr r3, = _ebss
 800209c:	20000470 	.word	0x20000470

080020a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020a0:	e7fe      	b.n	80020a0 <ADC1_2_IRQHandler>
	...

080020a4 <__libc_init_array>:
 80020a4:	b570      	push	{r4, r5, r6, lr}
 80020a6:	2500      	movs	r5, #0
 80020a8:	4e0c      	ldr	r6, [pc, #48]	; (80020dc <__libc_init_array+0x38>)
 80020aa:	4c0d      	ldr	r4, [pc, #52]	; (80020e0 <__libc_init_array+0x3c>)
 80020ac:	1ba4      	subs	r4, r4, r6
 80020ae:	10a4      	asrs	r4, r4, #2
 80020b0:	42a5      	cmp	r5, r4
 80020b2:	d109      	bne.n	80020c8 <__libc_init_array+0x24>
 80020b4:	f000 fc54 	bl	8002960 <_init>
 80020b8:	2500      	movs	r5, #0
 80020ba:	4e0a      	ldr	r6, [pc, #40]	; (80020e4 <__libc_init_array+0x40>)
 80020bc:	4c0a      	ldr	r4, [pc, #40]	; (80020e8 <__libc_init_array+0x44>)
 80020be:	1ba4      	subs	r4, r4, r6
 80020c0:	10a4      	asrs	r4, r4, #2
 80020c2:	42a5      	cmp	r5, r4
 80020c4:	d105      	bne.n	80020d2 <__libc_init_array+0x2e>
 80020c6:	bd70      	pop	{r4, r5, r6, pc}
 80020c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020cc:	4798      	blx	r3
 80020ce:	3501      	adds	r5, #1
 80020d0:	e7ee      	b.n	80020b0 <__libc_init_array+0xc>
 80020d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80020d6:	4798      	blx	r3
 80020d8:	3501      	adds	r5, #1
 80020da:	e7f2      	b.n	80020c2 <__libc_init_array+0x1e>
 80020dc:	080029e0 	.word	0x080029e0
 80020e0:	080029e0 	.word	0x080029e0
 80020e4:	080029e0 	.word	0x080029e0
 80020e8:	080029e4 	.word	0x080029e4

080020ec <siprintf>:
 80020ec:	b40e      	push	{r1, r2, r3}
 80020ee:	f44f 7102 	mov.w	r1, #520	; 0x208
 80020f2:	b500      	push	{lr}
 80020f4:	b09c      	sub	sp, #112	; 0x70
 80020f6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80020fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80020fe:	9104      	str	r1, [sp, #16]
 8002100:	9107      	str	r1, [sp, #28]
 8002102:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002106:	ab1d      	add	r3, sp, #116	; 0x74
 8002108:	9002      	str	r0, [sp, #8]
 800210a:	9006      	str	r0, [sp, #24]
 800210c:	4808      	ldr	r0, [pc, #32]	; (8002130 <siprintf+0x44>)
 800210e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002112:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002116:	6800      	ldr	r0, [r0, #0]
 8002118:	a902      	add	r1, sp, #8
 800211a:	9301      	str	r3, [sp, #4]
 800211c:	f000 f866 	bl	80021ec <_svfiprintf_r>
 8002120:	2200      	movs	r2, #0
 8002122:	9b02      	ldr	r3, [sp, #8]
 8002124:	701a      	strb	r2, [r3, #0]
 8002126:	b01c      	add	sp, #112	; 0x70
 8002128:	f85d eb04 	ldr.w	lr, [sp], #4
 800212c:	b003      	add	sp, #12
 800212e:	4770      	bx	lr
 8002130:	20000008 	.word	0x20000008

08002134 <__ssputs_r>:
 8002134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002138:	688e      	ldr	r6, [r1, #8]
 800213a:	4682      	mov	sl, r0
 800213c:	429e      	cmp	r6, r3
 800213e:	460c      	mov	r4, r1
 8002140:	4691      	mov	r9, r2
 8002142:	4698      	mov	r8, r3
 8002144:	d835      	bhi.n	80021b2 <__ssputs_r+0x7e>
 8002146:	898a      	ldrh	r2, [r1, #12]
 8002148:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800214c:	d031      	beq.n	80021b2 <__ssputs_r+0x7e>
 800214e:	2302      	movs	r3, #2
 8002150:	6825      	ldr	r5, [r4, #0]
 8002152:	6909      	ldr	r1, [r1, #16]
 8002154:	1a6f      	subs	r7, r5, r1
 8002156:	6965      	ldr	r5, [r4, #20]
 8002158:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800215c:	fb95 f5f3 	sdiv	r5, r5, r3
 8002160:	f108 0301 	add.w	r3, r8, #1
 8002164:	443b      	add	r3, r7
 8002166:	429d      	cmp	r5, r3
 8002168:	bf38      	it	cc
 800216a:	461d      	movcc	r5, r3
 800216c:	0553      	lsls	r3, r2, #21
 800216e:	d531      	bpl.n	80021d4 <__ssputs_r+0xa0>
 8002170:	4629      	mov	r1, r5
 8002172:	f000 fb47 	bl	8002804 <_malloc_r>
 8002176:	4606      	mov	r6, r0
 8002178:	b950      	cbnz	r0, 8002190 <__ssputs_r+0x5c>
 800217a:	230c      	movs	r3, #12
 800217c:	f8ca 3000 	str.w	r3, [sl]
 8002180:	89a3      	ldrh	r3, [r4, #12]
 8002182:	f04f 30ff 	mov.w	r0, #4294967295
 8002186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800218a:	81a3      	strh	r3, [r4, #12]
 800218c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002190:	463a      	mov	r2, r7
 8002192:	6921      	ldr	r1, [r4, #16]
 8002194:	f000 fac4 	bl	8002720 <memcpy>
 8002198:	89a3      	ldrh	r3, [r4, #12]
 800219a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800219e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021a2:	81a3      	strh	r3, [r4, #12]
 80021a4:	6126      	str	r6, [r4, #16]
 80021a6:	443e      	add	r6, r7
 80021a8:	6026      	str	r6, [r4, #0]
 80021aa:	4646      	mov	r6, r8
 80021ac:	6165      	str	r5, [r4, #20]
 80021ae:	1bed      	subs	r5, r5, r7
 80021b0:	60a5      	str	r5, [r4, #8]
 80021b2:	4546      	cmp	r6, r8
 80021b4:	bf28      	it	cs
 80021b6:	4646      	movcs	r6, r8
 80021b8:	4649      	mov	r1, r9
 80021ba:	4632      	mov	r2, r6
 80021bc:	6820      	ldr	r0, [r4, #0]
 80021be:	f000 faba 	bl	8002736 <memmove>
 80021c2:	68a3      	ldr	r3, [r4, #8]
 80021c4:	2000      	movs	r0, #0
 80021c6:	1b9b      	subs	r3, r3, r6
 80021c8:	60a3      	str	r3, [r4, #8]
 80021ca:	6823      	ldr	r3, [r4, #0]
 80021cc:	441e      	add	r6, r3
 80021ce:	6026      	str	r6, [r4, #0]
 80021d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021d4:	462a      	mov	r2, r5
 80021d6:	f000 fb73 	bl	80028c0 <_realloc_r>
 80021da:	4606      	mov	r6, r0
 80021dc:	2800      	cmp	r0, #0
 80021de:	d1e1      	bne.n	80021a4 <__ssputs_r+0x70>
 80021e0:	6921      	ldr	r1, [r4, #16]
 80021e2:	4650      	mov	r0, sl
 80021e4:	f000 fac2 	bl	800276c <_free_r>
 80021e8:	e7c7      	b.n	800217a <__ssputs_r+0x46>
	...

080021ec <_svfiprintf_r>:
 80021ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021f0:	b09d      	sub	sp, #116	; 0x74
 80021f2:	9303      	str	r3, [sp, #12]
 80021f4:	898b      	ldrh	r3, [r1, #12]
 80021f6:	4680      	mov	r8, r0
 80021f8:	061c      	lsls	r4, r3, #24
 80021fa:	460d      	mov	r5, r1
 80021fc:	4616      	mov	r6, r2
 80021fe:	d50f      	bpl.n	8002220 <_svfiprintf_r+0x34>
 8002200:	690b      	ldr	r3, [r1, #16]
 8002202:	b96b      	cbnz	r3, 8002220 <_svfiprintf_r+0x34>
 8002204:	2140      	movs	r1, #64	; 0x40
 8002206:	f000 fafd 	bl	8002804 <_malloc_r>
 800220a:	6028      	str	r0, [r5, #0]
 800220c:	6128      	str	r0, [r5, #16]
 800220e:	b928      	cbnz	r0, 800221c <_svfiprintf_r+0x30>
 8002210:	230c      	movs	r3, #12
 8002212:	f8c8 3000 	str.w	r3, [r8]
 8002216:	f04f 30ff 	mov.w	r0, #4294967295
 800221a:	e0c4      	b.n	80023a6 <_svfiprintf_r+0x1ba>
 800221c:	2340      	movs	r3, #64	; 0x40
 800221e:	616b      	str	r3, [r5, #20]
 8002220:	2300      	movs	r3, #0
 8002222:	9309      	str	r3, [sp, #36]	; 0x24
 8002224:	2320      	movs	r3, #32
 8002226:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800222a:	2330      	movs	r3, #48	; 0x30
 800222c:	f04f 0b01 	mov.w	fp, #1
 8002230:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002234:	4637      	mov	r7, r6
 8002236:	463c      	mov	r4, r7
 8002238:	f814 3b01 	ldrb.w	r3, [r4], #1
 800223c:	2b00      	cmp	r3, #0
 800223e:	d13c      	bne.n	80022ba <_svfiprintf_r+0xce>
 8002240:	ebb7 0a06 	subs.w	sl, r7, r6
 8002244:	d00b      	beq.n	800225e <_svfiprintf_r+0x72>
 8002246:	4653      	mov	r3, sl
 8002248:	4632      	mov	r2, r6
 800224a:	4629      	mov	r1, r5
 800224c:	4640      	mov	r0, r8
 800224e:	f7ff ff71 	bl	8002134 <__ssputs_r>
 8002252:	3001      	adds	r0, #1
 8002254:	f000 80a2 	beq.w	800239c <_svfiprintf_r+0x1b0>
 8002258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800225a:	4453      	add	r3, sl
 800225c:	9309      	str	r3, [sp, #36]	; 0x24
 800225e:	783b      	ldrb	r3, [r7, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 809b 	beq.w	800239c <_svfiprintf_r+0x1b0>
 8002266:	2300      	movs	r3, #0
 8002268:	f04f 32ff 	mov.w	r2, #4294967295
 800226c:	9304      	str	r3, [sp, #16]
 800226e:	9307      	str	r3, [sp, #28]
 8002270:	9205      	str	r2, [sp, #20]
 8002272:	9306      	str	r3, [sp, #24]
 8002274:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002278:	931a      	str	r3, [sp, #104]	; 0x68
 800227a:	2205      	movs	r2, #5
 800227c:	7821      	ldrb	r1, [r4, #0]
 800227e:	4850      	ldr	r0, [pc, #320]	; (80023c0 <_svfiprintf_r+0x1d4>)
 8002280:	f000 fa40 	bl	8002704 <memchr>
 8002284:	1c67      	adds	r7, r4, #1
 8002286:	9b04      	ldr	r3, [sp, #16]
 8002288:	b9d8      	cbnz	r0, 80022c2 <_svfiprintf_r+0xd6>
 800228a:	06d9      	lsls	r1, r3, #27
 800228c:	bf44      	itt	mi
 800228e:	2220      	movmi	r2, #32
 8002290:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002294:	071a      	lsls	r2, r3, #28
 8002296:	bf44      	itt	mi
 8002298:	222b      	movmi	r2, #43	; 0x2b
 800229a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800229e:	7822      	ldrb	r2, [r4, #0]
 80022a0:	2a2a      	cmp	r2, #42	; 0x2a
 80022a2:	d016      	beq.n	80022d2 <_svfiprintf_r+0xe6>
 80022a4:	2100      	movs	r1, #0
 80022a6:	200a      	movs	r0, #10
 80022a8:	9a07      	ldr	r2, [sp, #28]
 80022aa:	4627      	mov	r7, r4
 80022ac:	783b      	ldrb	r3, [r7, #0]
 80022ae:	3401      	adds	r4, #1
 80022b0:	3b30      	subs	r3, #48	; 0x30
 80022b2:	2b09      	cmp	r3, #9
 80022b4:	d950      	bls.n	8002358 <_svfiprintf_r+0x16c>
 80022b6:	b1c9      	cbz	r1, 80022ec <_svfiprintf_r+0x100>
 80022b8:	e011      	b.n	80022de <_svfiprintf_r+0xf2>
 80022ba:	2b25      	cmp	r3, #37	; 0x25
 80022bc:	d0c0      	beq.n	8002240 <_svfiprintf_r+0x54>
 80022be:	4627      	mov	r7, r4
 80022c0:	e7b9      	b.n	8002236 <_svfiprintf_r+0x4a>
 80022c2:	4a3f      	ldr	r2, [pc, #252]	; (80023c0 <_svfiprintf_r+0x1d4>)
 80022c4:	463c      	mov	r4, r7
 80022c6:	1a80      	subs	r0, r0, r2
 80022c8:	fa0b f000 	lsl.w	r0, fp, r0
 80022cc:	4318      	orrs	r0, r3
 80022ce:	9004      	str	r0, [sp, #16]
 80022d0:	e7d3      	b.n	800227a <_svfiprintf_r+0x8e>
 80022d2:	9a03      	ldr	r2, [sp, #12]
 80022d4:	1d11      	adds	r1, r2, #4
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	9103      	str	r1, [sp, #12]
 80022da:	2a00      	cmp	r2, #0
 80022dc:	db01      	blt.n	80022e2 <_svfiprintf_r+0xf6>
 80022de:	9207      	str	r2, [sp, #28]
 80022e0:	e004      	b.n	80022ec <_svfiprintf_r+0x100>
 80022e2:	4252      	negs	r2, r2
 80022e4:	f043 0302 	orr.w	r3, r3, #2
 80022e8:	9207      	str	r2, [sp, #28]
 80022ea:	9304      	str	r3, [sp, #16]
 80022ec:	783b      	ldrb	r3, [r7, #0]
 80022ee:	2b2e      	cmp	r3, #46	; 0x2e
 80022f0:	d10d      	bne.n	800230e <_svfiprintf_r+0x122>
 80022f2:	787b      	ldrb	r3, [r7, #1]
 80022f4:	1c79      	adds	r1, r7, #1
 80022f6:	2b2a      	cmp	r3, #42	; 0x2a
 80022f8:	d132      	bne.n	8002360 <_svfiprintf_r+0x174>
 80022fa:	9b03      	ldr	r3, [sp, #12]
 80022fc:	3702      	adds	r7, #2
 80022fe:	1d1a      	adds	r2, r3, #4
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	9203      	str	r2, [sp, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	bfb8      	it	lt
 8002308:	f04f 33ff 	movlt.w	r3, #4294967295
 800230c:	9305      	str	r3, [sp, #20]
 800230e:	4c2d      	ldr	r4, [pc, #180]	; (80023c4 <_svfiprintf_r+0x1d8>)
 8002310:	2203      	movs	r2, #3
 8002312:	7839      	ldrb	r1, [r7, #0]
 8002314:	4620      	mov	r0, r4
 8002316:	f000 f9f5 	bl	8002704 <memchr>
 800231a:	b138      	cbz	r0, 800232c <_svfiprintf_r+0x140>
 800231c:	2340      	movs	r3, #64	; 0x40
 800231e:	1b00      	subs	r0, r0, r4
 8002320:	fa03 f000 	lsl.w	r0, r3, r0
 8002324:	9b04      	ldr	r3, [sp, #16]
 8002326:	3701      	adds	r7, #1
 8002328:	4303      	orrs	r3, r0
 800232a:	9304      	str	r3, [sp, #16]
 800232c:	7839      	ldrb	r1, [r7, #0]
 800232e:	2206      	movs	r2, #6
 8002330:	4825      	ldr	r0, [pc, #148]	; (80023c8 <_svfiprintf_r+0x1dc>)
 8002332:	1c7e      	adds	r6, r7, #1
 8002334:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002338:	f000 f9e4 	bl	8002704 <memchr>
 800233c:	2800      	cmp	r0, #0
 800233e:	d035      	beq.n	80023ac <_svfiprintf_r+0x1c0>
 8002340:	4b22      	ldr	r3, [pc, #136]	; (80023cc <_svfiprintf_r+0x1e0>)
 8002342:	b9fb      	cbnz	r3, 8002384 <_svfiprintf_r+0x198>
 8002344:	9b03      	ldr	r3, [sp, #12]
 8002346:	3307      	adds	r3, #7
 8002348:	f023 0307 	bic.w	r3, r3, #7
 800234c:	3308      	adds	r3, #8
 800234e:	9303      	str	r3, [sp, #12]
 8002350:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002352:	444b      	add	r3, r9
 8002354:	9309      	str	r3, [sp, #36]	; 0x24
 8002356:	e76d      	b.n	8002234 <_svfiprintf_r+0x48>
 8002358:	fb00 3202 	mla	r2, r0, r2, r3
 800235c:	2101      	movs	r1, #1
 800235e:	e7a4      	b.n	80022aa <_svfiprintf_r+0xbe>
 8002360:	2300      	movs	r3, #0
 8002362:	240a      	movs	r4, #10
 8002364:	4618      	mov	r0, r3
 8002366:	9305      	str	r3, [sp, #20]
 8002368:	460f      	mov	r7, r1
 800236a:	783a      	ldrb	r2, [r7, #0]
 800236c:	3101      	adds	r1, #1
 800236e:	3a30      	subs	r2, #48	; 0x30
 8002370:	2a09      	cmp	r2, #9
 8002372:	d903      	bls.n	800237c <_svfiprintf_r+0x190>
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0ca      	beq.n	800230e <_svfiprintf_r+0x122>
 8002378:	9005      	str	r0, [sp, #20]
 800237a:	e7c8      	b.n	800230e <_svfiprintf_r+0x122>
 800237c:	fb04 2000 	mla	r0, r4, r0, r2
 8002380:	2301      	movs	r3, #1
 8002382:	e7f1      	b.n	8002368 <_svfiprintf_r+0x17c>
 8002384:	ab03      	add	r3, sp, #12
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	462a      	mov	r2, r5
 800238a:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <_svfiprintf_r+0x1e4>)
 800238c:	a904      	add	r1, sp, #16
 800238e:	4640      	mov	r0, r8
 8002390:	f3af 8000 	nop.w
 8002394:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002398:	4681      	mov	r9, r0
 800239a:	d1d9      	bne.n	8002350 <_svfiprintf_r+0x164>
 800239c:	89ab      	ldrh	r3, [r5, #12]
 800239e:	065b      	lsls	r3, r3, #25
 80023a0:	f53f af39 	bmi.w	8002216 <_svfiprintf_r+0x2a>
 80023a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80023a6:	b01d      	add	sp, #116	; 0x74
 80023a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023ac:	ab03      	add	r3, sp, #12
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	462a      	mov	r2, r5
 80023b2:	4b07      	ldr	r3, [pc, #28]	; (80023d0 <_svfiprintf_r+0x1e4>)
 80023b4:	a904      	add	r1, sp, #16
 80023b6:	4640      	mov	r0, r8
 80023b8:	f000 f884 	bl	80024c4 <_printf_i>
 80023bc:	e7ea      	b.n	8002394 <_svfiprintf_r+0x1a8>
 80023be:	bf00      	nop
 80023c0:	080029ab 	.word	0x080029ab
 80023c4:	080029b1 	.word	0x080029b1
 80023c8:	080029b5 	.word	0x080029b5
 80023cc:	00000000 	.word	0x00000000
 80023d0:	08002135 	.word	0x08002135

080023d4 <_printf_common>:
 80023d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023d8:	4691      	mov	r9, r2
 80023da:	461f      	mov	r7, r3
 80023dc:	688a      	ldr	r2, [r1, #8]
 80023de:	690b      	ldr	r3, [r1, #16]
 80023e0:	4606      	mov	r6, r0
 80023e2:	4293      	cmp	r3, r2
 80023e4:	bfb8      	it	lt
 80023e6:	4613      	movlt	r3, r2
 80023e8:	f8c9 3000 	str.w	r3, [r9]
 80023ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80023f0:	460c      	mov	r4, r1
 80023f2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80023f6:	b112      	cbz	r2, 80023fe <_printf_common+0x2a>
 80023f8:	3301      	adds	r3, #1
 80023fa:	f8c9 3000 	str.w	r3, [r9]
 80023fe:	6823      	ldr	r3, [r4, #0]
 8002400:	0699      	lsls	r1, r3, #26
 8002402:	bf42      	ittt	mi
 8002404:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002408:	3302      	addmi	r3, #2
 800240a:	f8c9 3000 	strmi.w	r3, [r9]
 800240e:	6825      	ldr	r5, [r4, #0]
 8002410:	f015 0506 	ands.w	r5, r5, #6
 8002414:	d107      	bne.n	8002426 <_printf_common+0x52>
 8002416:	f104 0a19 	add.w	sl, r4, #25
 800241a:	68e3      	ldr	r3, [r4, #12]
 800241c:	f8d9 2000 	ldr.w	r2, [r9]
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	429d      	cmp	r5, r3
 8002424:	db2a      	blt.n	800247c <_printf_common+0xa8>
 8002426:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800242a:	6822      	ldr	r2, [r4, #0]
 800242c:	3300      	adds	r3, #0
 800242e:	bf18      	it	ne
 8002430:	2301      	movne	r3, #1
 8002432:	0692      	lsls	r2, r2, #26
 8002434:	d42f      	bmi.n	8002496 <_printf_common+0xc2>
 8002436:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800243a:	4639      	mov	r1, r7
 800243c:	4630      	mov	r0, r6
 800243e:	47c0      	blx	r8
 8002440:	3001      	adds	r0, #1
 8002442:	d022      	beq.n	800248a <_printf_common+0xb6>
 8002444:	6823      	ldr	r3, [r4, #0]
 8002446:	68e5      	ldr	r5, [r4, #12]
 8002448:	f003 0306 	and.w	r3, r3, #6
 800244c:	2b04      	cmp	r3, #4
 800244e:	bf18      	it	ne
 8002450:	2500      	movne	r5, #0
 8002452:	f8d9 2000 	ldr.w	r2, [r9]
 8002456:	f04f 0900 	mov.w	r9, #0
 800245a:	bf08      	it	eq
 800245c:	1aad      	subeq	r5, r5, r2
 800245e:	68a3      	ldr	r3, [r4, #8]
 8002460:	6922      	ldr	r2, [r4, #16]
 8002462:	bf08      	it	eq
 8002464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002468:	4293      	cmp	r3, r2
 800246a:	bfc4      	itt	gt
 800246c:	1a9b      	subgt	r3, r3, r2
 800246e:	18ed      	addgt	r5, r5, r3
 8002470:	341a      	adds	r4, #26
 8002472:	454d      	cmp	r5, r9
 8002474:	d11b      	bne.n	80024ae <_printf_common+0xda>
 8002476:	2000      	movs	r0, #0
 8002478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800247c:	2301      	movs	r3, #1
 800247e:	4652      	mov	r2, sl
 8002480:	4639      	mov	r1, r7
 8002482:	4630      	mov	r0, r6
 8002484:	47c0      	blx	r8
 8002486:	3001      	adds	r0, #1
 8002488:	d103      	bne.n	8002492 <_printf_common+0xbe>
 800248a:	f04f 30ff 	mov.w	r0, #4294967295
 800248e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002492:	3501      	adds	r5, #1
 8002494:	e7c1      	b.n	800241a <_printf_common+0x46>
 8002496:	2030      	movs	r0, #48	; 0x30
 8002498:	18e1      	adds	r1, r4, r3
 800249a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800249e:	1c5a      	adds	r2, r3, #1
 80024a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80024a4:	4422      	add	r2, r4
 80024a6:	3302      	adds	r3, #2
 80024a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80024ac:	e7c3      	b.n	8002436 <_printf_common+0x62>
 80024ae:	2301      	movs	r3, #1
 80024b0:	4622      	mov	r2, r4
 80024b2:	4639      	mov	r1, r7
 80024b4:	4630      	mov	r0, r6
 80024b6:	47c0      	blx	r8
 80024b8:	3001      	adds	r0, #1
 80024ba:	d0e6      	beq.n	800248a <_printf_common+0xb6>
 80024bc:	f109 0901 	add.w	r9, r9, #1
 80024c0:	e7d7      	b.n	8002472 <_printf_common+0x9e>
	...

080024c4 <_printf_i>:
 80024c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024c8:	4617      	mov	r7, r2
 80024ca:	7e0a      	ldrb	r2, [r1, #24]
 80024cc:	b085      	sub	sp, #20
 80024ce:	2a6e      	cmp	r2, #110	; 0x6e
 80024d0:	4698      	mov	r8, r3
 80024d2:	4606      	mov	r6, r0
 80024d4:	460c      	mov	r4, r1
 80024d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80024d8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80024dc:	f000 80bc 	beq.w	8002658 <_printf_i+0x194>
 80024e0:	d81a      	bhi.n	8002518 <_printf_i+0x54>
 80024e2:	2a63      	cmp	r2, #99	; 0x63
 80024e4:	d02e      	beq.n	8002544 <_printf_i+0x80>
 80024e6:	d80a      	bhi.n	80024fe <_printf_i+0x3a>
 80024e8:	2a00      	cmp	r2, #0
 80024ea:	f000 80c8 	beq.w	800267e <_printf_i+0x1ba>
 80024ee:	2a58      	cmp	r2, #88	; 0x58
 80024f0:	f000 808a 	beq.w	8002608 <_printf_i+0x144>
 80024f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024f8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80024fc:	e02a      	b.n	8002554 <_printf_i+0x90>
 80024fe:	2a64      	cmp	r2, #100	; 0x64
 8002500:	d001      	beq.n	8002506 <_printf_i+0x42>
 8002502:	2a69      	cmp	r2, #105	; 0x69
 8002504:	d1f6      	bne.n	80024f4 <_printf_i+0x30>
 8002506:	6821      	ldr	r1, [r4, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800250e:	d023      	beq.n	8002558 <_printf_i+0x94>
 8002510:	1d11      	adds	r1, r2, #4
 8002512:	6019      	str	r1, [r3, #0]
 8002514:	6813      	ldr	r3, [r2, #0]
 8002516:	e027      	b.n	8002568 <_printf_i+0xa4>
 8002518:	2a73      	cmp	r2, #115	; 0x73
 800251a:	f000 80b4 	beq.w	8002686 <_printf_i+0x1c2>
 800251e:	d808      	bhi.n	8002532 <_printf_i+0x6e>
 8002520:	2a6f      	cmp	r2, #111	; 0x6f
 8002522:	d02a      	beq.n	800257a <_printf_i+0xb6>
 8002524:	2a70      	cmp	r2, #112	; 0x70
 8002526:	d1e5      	bne.n	80024f4 <_printf_i+0x30>
 8002528:	680a      	ldr	r2, [r1, #0]
 800252a:	f042 0220 	orr.w	r2, r2, #32
 800252e:	600a      	str	r2, [r1, #0]
 8002530:	e003      	b.n	800253a <_printf_i+0x76>
 8002532:	2a75      	cmp	r2, #117	; 0x75
 8002534:	d021      	beq.n	800257a <_printf_i+0xb6>
 8002536:	2a78      	cmp	r2, #120	; 0x78
 8002538:	d1dc      	bne.n	80024f4 <_printf_i+0x30>
 800253a:	2278      	movs	r2, #120	; 0x78
 800253c:	496f      	ldr	r1, [pc, #444]	; (80026fc <_printf_i+0x238>)
 800253e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002542:	e064      	b.n	800260e <_printf_i+0x14a>
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800254a:	1d11      	adds	r1, r2, #4
 800254c:	6019      	str	r1, [r3, #0]
 800254e:	6813      	ldr	r3, [r2, #0]
 8002550:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002554:	2301      	movs	r3, #1
 8002556:	e0a3      	b.n	80026a0 <_printf_i+0x1dc>
 8002558:	f011 0f40 	tst.w	r1, #64	; 0x40
 800255c:	f102 0104 	add.w	r1, r2, #4
 8002560:	6019      	str	r1, [r3, #0]
 8002562:	d0d7      	beq.n	8002514 <_printf_i+0x50>
 8002564:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002568:	2b00      	cmp	r3, #0
 800256a:	da03      	bge.n	8002574 <_printf_i+0xb0>
 800256c:	222d      	movs	r2, #45	; 0x2d
 800256e:	425b      	negs	r3, r3
 8002570:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002574:	4962      	ldr	r1, [pc, #392]	; (8002700 <_printf_i+0x23c>)
 8002576:	220a      	movs	r2, #10
 8002578:	e017      	b.n	80025aa <_printf_i+0xe6>
 800257a:	6820      	ldr	r0, [r4, #0]
 800257c:	6819      	ldr	r1, [r3, #0]
 800257e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002582:	d003      	beq.n	800258c <_printf_i+0xc8>
 8002584:	1d08      	adds	r0, r1, #4
 8002586:	6018      	str	r0, [r3, #0]
 8002588:	680b      	ldr	r3, [r1, #0]
 800258a:	e006      	b.n	800259a <_printf_i+0xd6>
 800258c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002590:	f101 0004 	add.w	r0, r1, #4
 8002594:	6018      	str	r0, [r3, #0]
 8002596:	d0f7      	beq.n	8002588 <_printf_i+0xc4>
 8002598:	880b      	ldrh	r3, [r1, #0]
 800259a:	2a6f      	cmp	r2, #111	; 0x6f
 800259c:	bf14      	ite	ne
 800259e:	220a      	movne	r2, #10
 80025a0:	2208      	moveq	r2, #8
 80025a2:	4957      	ldr	r1, [pc, #348]	; (8002700 <_printf_i+0x23c>)
 80025a4:	2000      	movs	r0, #0
 80025a6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80025aa:	6865      	ldr	r5, [r4, #4]
 80025ac:	2d00      	cmp	r5, #0
 80025ae:	60a5      	str	r5, [r4, #8]
 80025b0:	f2c0 809c 	blt.w	80026ec <_printf_i+0x228>
 80025b4:	6820      	ldr	r0, [r4, #0]
 80025b6:	f020 0004 	bic.w	r0, r0, #4
 80025ba:	6020      	str	r0, [r4, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d13f      	bne.n	8002640 <_printf_i+0x17c>
 80025c0:	2d00      	cmp	r5, #0
 80025c2:	f040 8095 	bne.w	80026f0 <_printf_i+0x22c>
 80025c6:	4675      	mov	r5, lr
 80025c8:	2a08      	cmp	r2, #8
 80025ca:	d10b      	bne.n	80025e4 <_printf_i+0x120>
 80025cc:	6823      	ldr	r3, [r4, #0]
 80025ce:	07da      	lsls	r2, r3, #31
 80025d0:	d508      	bpl.n	80025e4 <_printf_i+0x120>
 80025d2:	6923      	ldr	r3, [r4, #16]
 80025d4:	6862      	ldr	r2, [r4, #4]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	bfde      	ittt	le
 80025da:	2330      	movle	r3, #48	; 0x30
 80025dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80025e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80025e4:	ebae 0305 	sub.w	r3, lr, r5
 80025e8:	6123      	str	r3, [r4, #16]
 80025ea:	f8cd 8000 	str.w	r8, [sp]
 80025ee:	463b      	mov	r3, r7
 80025f0:	aa03      	add	r2, sp, #12
 80025f2:	4621      	mov	r1, r4
 80025f4:	4630      	mov	r0, r6
 80025f6:	f7ff feed 	bl	80023d4 <_printf_common>
 80025fa:	3001      	adds	r0, #1
 80025fc:	d155      	bne.n	80026aa <_printf_i+0x1e6>
 80025fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002602:	b005      	add	sp, #20
 8002604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002608:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800260c:	493c      	ldr	r1, [pc, #240]	; (8002700 <_printf_i+0x23c>)
 800260e:	6822      	ldr	r2, [r4, #0]
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002616:	f100 0504 	add.w	r5, r0, #4
 800261a:	601d      	str	r5, [r3, #0]
 800261c:	d001      	beq.n	8002622 <_printf_i+0x15e>
 800261e:	6803      	ldr	r3, [r0, #0]
 8002620:	e002      	b.n	8002628 <_printf_i+0x164>
 8002622:	0655      	lsls	r5, r2, #25
 8002624:	d5fb      	bpl.n	800261e <_printf_i+0x15a>
 8002626:	8803      	ldrh	r3, [r0, #0]
 8002628:	07d0      	lsls	r0, r2, #31
 800262a:	bf44      	itt	mi
 800262c:	f042 0220 	orrmi.w	r2, r2, #32
 8002630:	6022      	strmi	r2, [r4, #0]
 8002632:	b91b      	cbnz	r3, 800263c <_printf_i+0x178>
 8002634:	6822      	ldr	r2, [r4, #0]
 8002636:	f022 0220 	bic.w	r2, r2, #32
 800263a:	6022      	str	r2, [r4, #0]
 800263c:	2210      	movs	r2, #16
 800263e:	e7b1      	b.n	80025a4 <_printf_i+0xe0>
 8002640:	4675      	mov	r5, lr
 8002642:	fbb3 f0f2 	udiv	r0, r3, r2
 8002646:	fb02 3310 	mls	r3, r2, r0, r3
 800264a:	5ccb      	ldrb	r3, [r1, r3]
 800264c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002650:	4603      	mov	r3, r0
 8002652:	2800      	cmp	r0, #0
 8002654:	d1f5      	bne.n	8002642 <_printf_i+0x17e>
 8002656:	e7b7      	b.n	80025c8 <_printf_i+0x104>
 8002658:	6808      	ldr	r0, [r1, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002660:	6949      	ldr	r1, [r1, #20]
 8002662:	d004      	beq.n	800266e <_printf_i+0x1aa>
 8002664:	1d10      	adds	r0, r2, #4
 8002666:	6018      	str	r0, [r3, #0]
 8002668:	6813      	ldr	r3, [r2, #0]
 800266a:	6019      	str	r1, [r3, #0]
 800266c:	e007      	b.n	800267e <_printf_i+0x1ba>
 800266e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002672:	f102 0004 	add.w	r0, r2, #4
 8002676:	6018      	str	r0, [r3, #0]
 8002678:	6813      	ldr	r3, [r2, #0]
 800267a:	d0f6      	beq.n	800266a <_printf_i+0x1a6>
 800267c:	8019      	strh	r1, [r3, #0]
 800267e:	2300      	movs	r3, #0
 8002680:	4675      	mov	r5, lr
 8002682:	6123      	str	r3, [r4, #16]
 8002684:	e7b1      	b.n	80025ea <_printf_i+0x126>
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	1d11      	adds	r1, r2, #4
 800268a:	6019      	str	r1, [r3, #0]
 800268c:	6815      	ldr	r5, [r2, #0]
 800268e:	2100      	movs	r1, #0
 8002690:	6862      	ldr	r2, [r4, #4]
 8002692:	4628      	mov	r0, r5
 8002694:	f000 f836 	bl	8002704 <memchr>
 8002698:	b108      	cbz	r0, 800269e <_printf_i+0x1da>
 800269a:	1b40      	subs	r0, r0, r5
 800269c:	6060      	str	r0, [r4, #4]
 800269e:	6863      	ldr	r3, [r4, #4]
 80026a0:	6123      	str	r3, [r4, #16]
 80026a2:	2300      	movs	r3, #0
 80026a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026a8:	e79f      	b.n	80025ea <_printf_i+0x126>
 80026aa:	6923      	ldr	r3, [r4, #16]
 80026ac:	462a      	mov	r2, r5
 80026ae:	4639      	mov	r1, r7
 80026b0:	4630      	mov	r0, r6
 80026b2:	47c0      	blx	r8
 80026b4:	3001      	adds	r0, #1
 80026b6:	d0a2      	beq.n	80025fe <_printf_i+0x13a>
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	079b      	lsls	r3, r3, #30
 80026bc:	d507      	bpl.n	80026ce <_printf_i+0x20a>
 80026be:	2500      	movs	r5, #0
 80026c0:	f104 0919 	add.w	r9, r4, #25
 80026c4:	68e3      	ldr	r3, [r4, #12]
 80026c6:	9a03      	ldr	r2, [sp, #12]
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	429d      	cmp	r5, r3
 80026cc:	db05      	blt.n	80026da <_printf_i+0x216>
 80026ce:	68e0      	ldr	r0, [r4, #12]
 80026d0:	9b03      	ldr	r3, [sp, #12]
 80026d2:	4298      	cmp	r0, r3
 80026d4:	bfb8      	it	lt
 80026d6:	4618      	movlt	r0, r3
 80026d8:	e793      	b.n	8002602 <_printf_i+0x13e>
 80026da:	2301      	movs	r3, #1
 80026dc:	464a      	mov	r2, r9
 80026de:	4639      	mov	r1, r7
 80026e0:	4630      	mov	r0, r6
 80026e2:	47c0      	blx	r8
 80026e4:	3001      	adds	r0, #1
 80026e6:	d08a      	beq.n	80025fe <_printf_i+0x13a>
 80026e8:	3501      	adds	r5, #1
 80026ea:	e7eb      	b.n	80026c4 <_printf_i+0x200>
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1a7      	bne.n	8002640 <_printf_i+0x17c>
 80026f0:	780b      	ldrb	r3, [r1, #0]
 80026f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026fa:	e765      	b.n	80025c8 <_printf_i+0x104>
 80026fc:	080029cd 	.word	0x080029cd
 8002700:	080029bc 	.word	0x080029bc

08002704 <memchr>:
 8002704:	b510      	push	{r4, lr}
 8002706:	b2c9      	uxtb	r1, r1
 8002708:	4402      	add	r2, r0
 800270a:	4290      	cmp	r0, r2
 800270c:	4603      	mov	r3, r0
 800270e:	d101      	bne.n	8002714 <memchr+0x10>
 8002710:	2000      	movs	r0, #0
 8002712:	bd10      	pop	{r4, pc}
 8002714:	781c      	ldrb	r4, [r3, #0]
 8002716:	3001      	adds	r0, #1
 8002718:	428c      	cmp	r4, r1
 800271a:	d1f6      	bne.n	800270a <memchr+0x6>
 800271c:	4618      	mov	r0, r3
 800271e:	bd10      	pop	{r4, pc}

08002720 <memcpy>:
 8002720:	b510      	push	{r4, lr}
 8002722:	1e43      	subs	r3, r0, #1
 8002724:	440a      	add	r2, r1
 8002726:	4291      	cmp	r1, r2
 8002728:	d100      	bne.n	800272c <memcpy+0xc>
 800272a:	bd10      	pop	{r4, pc}
 800272c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002730:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002734:	e7f7      	b.n	8002726 <memcpy+0x6>

08002736 <memmove>:
 8002736:	4288      	cmp	r0, r1
 8002738:	b510      	push	{r4, lr}
 800273a:	eb01 0302 	add.w	r3, r1, r2
 800273e:	d803      	bhi.n	8002748 <memmove+0x12>
 8002740:	1e42      	subs	r2, r0, #1
 8002742:	4299      	cmp	r1, r3
 8002744:	d10c      	bne.n	8002760 <memmove+0x2a>
 8002746:	bd10      	pop	{r4, pc}
 8002748:	4298      	cmp	r0, r3
 800274a:	d2f9      	bcs.n	8002740 <memmove+0xa>
 800274c:	1881      	adds	r1, r0, r2
 800274e:	1ad2      	subs	r2, r2, r3
 8002750:	42d3      	cmn	r3, r2
 8002752:	d100      	bne.n	8002756 <memmove+0x20>
 8002754:	bd10      	pop	{r4, pc}
 8002756:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800275a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800275e:	e7f7      	b.n	8002750 <memmove+0x1a>
 8002760:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002764:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002768:	e7eb      	b.n	8002742 <memmove+0xc>
	...

0800276c <_free_r>:
 800276c:	b538      	push	{r3, r4, r5, lr}
 800276e:	4605      	mov	r5, r0
 8002770:	2900      	cmp	r1, #0
 8002772:	d043      	beq.n	80027fc <_free_r+0x90>
 8002774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002778:	1f0c      	subs	r4, r1, #4
 800277a:	2b00      	cmp	r3, #0
 800277c:	bfb8      	it	lt
 800277e:	18e4      	addlt	r4, r4, r3
 8002780:	f000 f8d4 	bl	800292c <__malloc_lock>
 8002784:	4a1e      	ldr	r2, [pc, #120]	; (8002800 <_free_r+0x94>)
 8002786:	6813      	ldr	r3, [r2, #0]
 8002788:	4610      	mov	r0, r2
 800278a:	b933      	cbnz	r3, 800279a <_free_r+0x2e>
 800278c:	6063      	str	r3, [r4, #4]
 800278e:	6014      	str	r4, [r2, #0]
 8002790:	4628      	mov	r0, r5
 8002792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002796:	f000 b8ca 	b.w	800292e <__malloc_unlock>
 800279a:	42a3      	cmp	r3, r4
 800279c:	d90b      	bls.n	80027b6 <_free_r+0x4a>
 800279e:	6821      	ldr	r1, [r4, #0]
 80027a0:	1862      	adds	r2, r4, r1
 80027a2:	4293      	cmp	r3, r2
 80027a4:	bf01      	itttt	eq
 80027a6:	681a      	ldreq	r2, [r3, #0]
 80027a8:	685b      	ldreq	r3, [r3, #4]
 80027aa:	1852      	addeq	r2, r2, r1
 80027ac:	6022      	streq	r2, [r4, #0]
 80027ae:	6063      	str	r3, [r4, #4]
 80027b0:	6004      	str	r4, [r0, #0]
 80027b2:	e7ed      	b.n	8002790 <_free_r+0x24>
 80027b4:	4613      	mov	r3, r2
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	b10a      	cbz	r2, 80027be <_free_r+0x52>
 80027ba:	42a2      	cmp	r2, r4
 80027bc:	d9fa      	bls.n	80027b4 <_free_r+0x48>
 80027be:	6819      	ldr	r1, [r3, #0]
 80027c0:	1858      	adds	r0, r3, r1
 80027c2:	42a0      	cmp	r0, r4
 80027c4:	d10b      	bne.n	80027de <_free_r+0x72>
 80027c6:	6820      	ldr	r0, [r4, #0]
 80027c8:	4401      	add	r1, r0
 80027ca:	1858      	adds	r0, r3, r1
 80027cc:	4282      	cmp	r2, r0
 80027ce:	6019      	str	r1, [r3, #0]
 80027d0:	d1de      	bne.n	8002790 <_free_r+0x24>
 80027d2:	6810      	ldr	r0, [r2, #0]
 80027d4:	6852      	ldr	r2, [r2, #4]
 80027d6:	4401      	add	r1, r0
 80027d8:	6019      	str	r1, [r3, #0]
 80027da:	605a      	str	r2, [r3, #4]
 80027dc:	e7d8      	b.n	8002790 <_free_r+0x24>
 80027de:	d902      	bls.n	80027e6 <_free_r+0x7a>
 80027e0:	230c      	movs	r3, #12
 80027e2:	602b      	str	r3, [r5, #0]
 80027e4:	e7d4      	b.n	8002790 <_free_r+0x24>
 80027e6:	6820      	ldr	r0, [r4, #0]
 80027e8:	1821      	adds	r1, r4, r0
 80027ea:	428a      	cmp	r2, r1
 80027ec:	bf01      	itttt	eq
 80027ee:	6811      	ldreq	r1, [r2, #0]
 80027f0:	6852      	ldreq	r2, [r2, #4]
 80027f2:	1809      	addeq	r1, r1, r0
 80027f4:	6021      	streq	r1, [r4, #0]
 80027f6:	6062      	str	r2, [r4, #4]
 80027f8:	605c      	str	r4, [r3, #4]
 80027fa:	e7c9      	b.n	8002790 <_free_r+0x24>
 80027fc:	bd38      	pop	{r3, r4, r5, pc}
 80027fe:	bf00      	nop
 8002800:	20000094 	.word	0x20000094

08002804 <_malloc_r>:
 8002804:	b570      	push	{r4, r5, r6, lr}
 8002806:	1ccd      	adds	r5, r1, #3
 8002808:	f025 0503 	bic.w	r5, r5, #3
 800280c:	3508      	adds	r5, #8
 800280e:	2d0c      	cmp	r5, #12
 8002810:	bf38      	it	cc
 8002812:	250c      	movcc	r5, #12
 8002814:	2d00      	cmp	r5, #0
 8002816:	4606      	mov	r6, r0
 8002818:	db01      	blt.n	800281e <_malloc_r+0x1a>
 800281a:	42a9      	cmp	r1, r5
 800281c:	d903      	bls.n	8002826 <_malloc_r+0x22>
 800281e:	230c      	movs	r3, #12
 8002820:	6033      	str	r3, [r6, #0]
 8002822:	2000      	movs	r0, #0
 8002824:	bd70      	pop	{r4, r5, r6, pc}
 8002826:	f000 f881 	bl	800292c <__malloc_lock>
 800282a:	4a23      	ldr	r2, [pc, #140]	; (80028b8 <_malloc_r+0xb4>)
 800282c:	6814      	ldr	r4, [r2, #0]
 800282e:	4621      	mov	r1, r4
 8002830:	b991      	cbnz	r1, 8002858 <_malloc_r+0x54>
 8002832:	4c22      	ldr	r4, [pc, #136]	; (80028bc <_malloc_r+0xb8>)
 8002834:	6823      	ldr	r3, [r4, #0]
 8002836:	b91b      	cbnz	r3, 8002840 <_malloc_r+0x3c>
 8002838:	4630      	mov	r0, r6
 800283a:	f000 f867 	bl	800290c <_sbrk_r>
 800283e:	6020      	str	r0, [r4, #0]
 8002840:	4629      	mov	r1, r5
 8002842:	4630      	mov	r0, r6
 8002844:	f000 f862 	bl	800290c <_sbrk_r>
 8002848:	1c43      	adds	r3, r0, #1
 800284a:	d126      	bne.n	800289a <_malloc_r+0x96>
 800284c:	230c      	movs	r3, #12
 800284e:	4630      	mov	r0, r6
 8002850:	6033      	str	r3, [r6, #0]
 8002852:	f000 f86c 	bl	800292e <__malloc_unlock>
 8002856:	e7e4      	b.n	8002822 <_malloc_r+0x1e>
 8002858:	680b      	ldr	r3, [r1, #0]
 800285a:	1b5b      	subs	r3, r3, r5
 800285c:	d41a      	bmi.n	8002894 <_malloc_r+0x90>
 800285e:	2b0b      	cmp	r3, #11
 8002860:	d90f      	bls.n	8002882 <_malloc_r+0x7e>
 8002862:	600b      	str	r3, [r1, #0]
 8002864:	18cc      	adds	r4, r1, r3
 8002866:	50cd      	str	r5, [r1, r3]
 8002868:	4630      	mov	r0, r6
 800286a:	f000 f860 	bl	800292e <__malloc_unlock>
 800286e:	f104 000b 	add.w	r0, r4, #11
 8002872:	1d23      	adds	r3, r4, #4
 8002874:	f020 0007 	bic.w	r0, r0, #7
 8002878:	1ac3      	subs	r3, r0, r3
 800287a:	d01b      	beq.n	80028b4 <_malloc_r+0xb0>
 800287c:	425a      	negs	r2, r3
 800287e:	50e2      	str	r2, [r4, r3]
 8002880:	bd70      	pop	{r4, r5, r6, pc}
 8002882:	428c      	cmp	r4, r1
 8002884:	bf0b      	itete	eq
 8002886:	6863      	ldreq	r3, [r4, #4]
 8002888:	684b      	ldrne	r3, [r1, #4]
 800288a:	6013      	streq	r3, [r2, #0]
 800288c:	6063      	strne	r3, [r4, #4]
 800288e:	bf18      	it	ne
 8002890:	460c      	movne	r4, r1
 8002892:	e7e9      	b.n	8002868 <_malloc_r+0x64>
 8002894:	460c      	mov	r4, r1
 8002896:	6849      	ldr	r1, [r1, #4]
 8002898:	e7ca      	b.n	8002830 <_malloc_r+0x2c>
 800289a:	1cc4      	adds	r4, r0, #3
 800289c:	f024 0403 	bic.w	r4, r4, #3
 80028a0:	42a0      	cmp	r0, r4
 80028a2:	d005      	beq.n	80028b0 <_malloc_r+0xac>
 80028a4:	1a21      	subs	r1, r4, r0
 80028a6:	4630      	mov	r0, r6
 80028a8:	f000 f830 	bl	800290c <_sbrk_r>
 80028ac:	3001      	adds	r0, #1
 80028ae:	d0cd      	beq.n	800284c <_malloc_r+0x48>
 80028b0:	6025      	str	r5, [r4, #0]
 80028b2:	e7d9      	b.n	8002868 <_malloc_r+0x64>
 80028b4:	bd70      	pop	{r4, r5, r6, pc}
 80028b6:	bf00      	nop
 80028b8:	20000094 	.word	0x20000094
 80028bc:	20000098 	.word	0x20000098

080028c0 <_realloc_r>:
 80028c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028c2:	4607      	mov	r7, r0
 80028c4:	4614      	mov	r4, r2
 80028c6:	460e      	mov	r6, r1
 80028c8:	b921      	cbnz	r1, 80028d4 <_realloc_r+0x14>
 80028ca:	4611      	mov	r1, r2
 80028cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80028d0:	f7ff bf98 	b.w	8002804 <_malloc_r>
 80028d4:	b922      	cbnz	r2, 80028e0 <_realloc_r+0x20>
 80028d6:	f7ff ff49 	bl	800276c <_free_r>
 80028da:	4625      	mov	r5, r4
 80028dc:	4628      	mov	r0, r5
 80028de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028e0:	f000 f826 	bl	8002930 <_malloc_usable_size_r>
 80028e4:	4284      	cmp	r4, r0
 80028e6:	d90f      	bls.n	8002908 <_realloc_r+0x48>
 80028e8:	4621      	mov	r1, r4
 80028ea:	4638      	mov	r0, r7
 80028ec:	f7ff ff8a 	bl	8002804 <_malloc_r>
 80028f0:	4605      	mov	r5, r0
 80028f2:	2800      	cmp	r0, #0
 80028f4:	d0f2      	beq.n	80028dc <_realloc_r+0x1c>
 80028f6:	4631      	mov	r1, r6
 80028f8:	4622      	mov	r2, r4
 80028fa:	f7ff ff11 	bl	8002720 <memcpy>
 80028fe:	4631      	mov	r1, r6
 8002900:	4638      	mov	r0, r7
 8002902:	f7ff ff33 	bl	800276c <_free_r>
 8002906:	e7e9      	b.n	80028dc <_realloc_r+0x1c>
 8002908:	4635      	mov	r5, r6
 800290a:	e7e7      	b.n	80028dc <_realloc_r+0x1c>

0800290c <_sbrk_r>:
 800290c:	b538      	push	{r3, r4, r5, lr}
 800290e:	2300      	movs	r3, #0
 8002910:	4c05      	ldr	r4, [pc, #20]	; (8002928 <_sbrk_r+0x1c>)
 8002912:	4605      	mov	r5, r0
 8002914:	4608      	mov	r0, r1
 8002916:	6023      	str	r3, [r4, #0]
 8002918:	f000 f814 	bl	8002944 <_sbrk>
 800291c:	1c43      	adds	r3, r0, #1
 800291e:	d102      	bne.n	8002926 <_sbrk_r+0x1a>
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	b103      	cbz	r3, 8002926 <_sbrk_r+0x1a>
 8002924:	602b      	str	r3, [r5, #0]
 8002926:	bd38      	pop	{r3, r4, r5, pc}
 8002928:	2000046c 	.word	0x2000046c

0800292c <__malloc_lock>:
 800292c:	4770      	bx	lr

0800292e <__malloc_unlock>:
 800292e:	4770      	bx	lr

08002930 <_malloc_usable_size_r>:
 8002930:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002934:	2800      	cmp	r0, #0
 8002936:	f1a0 0004 	sub.w	r0, r0, #4
 800293a:	bfbc      	itt	lt
 800293c:	580b      	ldrlt	r3, [r1, r0]
 800293e:	18c0      	addlt	r0, r0, r3
 8002940:	4770      	bx	lr
	...

08002944 <_sbrk>:
 8002944:	4b04      	ldr	r3, [pc, #16]	; (8002958 <_sbrk+0x14>)
 8002946:	4602      	mov	r2, r0
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	b909      	cbnz	r1, 8002950 <_sbrk+0xc>
 800294c:	4903      	ldr	r1, [pc, #12]	; (800295c <_sbrk+0x18>)
 800294e:	6019      	str	r1, [r3, #0]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	4402      	add	r2, r0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	4770      	bx	lr
 8002958:	2000009c 	.word	0x2000009c
 800295c:	20000470 	.word	0x20000470

08002960 <_init>:
 8002960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002962:	bf00      	nop
 8002964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002966:	bc08      	pop	{r3}
 8002968:	469e      	mov	lr, r3
 800296a:	4770      	bx	lr

0800296c <_fini>:
 800296c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800296e:	bf00      	nop
 8002970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002972:	bc08      	pop	{r3}
 8002974:	469e      	mov	lr, r3
 8002976:	4770      	bx	lr
