$date
	Sun Oct 24 22:37:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module pwm8b_tb $end
$var wire 1 ! busrq_n $end
$var wire 1 " data_avail $end
$var wire 1 # recv_strobe $end
$var wire 8 $ send_data [7:0] $end
$var reg 1 % busak_n $end
$var reg 1 & clock $end
$var reg 8 ' receive_data [7:0] $end
$var reg 1 ( reset $end
$scope module pwm_u $end
$var reg 1 ) send_strobe $end
$var wire 1 % busak_n $end
$var wire 1 & clock $end
$var wire 8 * receive_data [7:0] $end
$var wire 1 # recv_strobe $end
$var wire 1 ( reset $end
$var wire 1 ) send_strobe $end
$var reg 1 + busrq_n $end
$var reg 1 , data_avail $end
$var reg 8 - divi [7:0] $end
$var reg 2 . msgpek [1:0] $end
$var reg 1 / old_recv_strobe $end
$var reg 1 0 old_send_strobe $end
$var reg 8 1 send_data [7:0] $end
$var reg 5 2 state [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 &
b0 %
1$
bx #
x"
0!
#1
b1 %
1!
#2
0!
#3
b10 %
1!
#4
0!
#5
b11 %
1!
#6
0!
#7
b100 %
1!
#8
0!
#9
