/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [18:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [20:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~((celloutsig_0_2z | celloutsig_0_14z[5]) & (celloutsig_0_0z[2] | celloutsig_0_2z));
  assign celloutsig_0_19z = ~((celloutsig_0_3z[2] | celloutsig_0_2z) & (celloutsig_0_15z[3] | celloutsig_0_16z));
  assign celloutsig_0_33z = celloutsig_0_23z[0] ^ celloutsig_0_22z[0];
  assign celloutsig_0_34z = celloutsig_0_19z ^ celloutsig_0_3z[4];
  assign celloutsig_1_9z = celloutsig_1_6z[0] ^ celloutsig_1_5z[2];
  assign celloutsig_1_14z = celloutsig_1_13z[4] ^ celloutsig_1_1z;
  assign celloutsig_1_7z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_0_13z = ~(in_data[46] ^ in_data[47]);
  assign celloutsig_0_2z = ~(in_data[19] ^ celloutsig_0_0z[2]);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= { in_data[167:162], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_0z[8:0], celloutsig_0_0z };
  assign celloutsig_1_13z = { in_data[100], celloutsig_1_9z, celloutsig_1_8z } & { celloutsig_1_10z[6:3], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_7z = _01_[16:1] & in_data[32:17];
  assign celloutsig_0_12z = celloutsig_0_10z[7:4] & { celloutsig_0_7z[5:3], celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[160:155] / { 1'h1, in_data[122:118] };
  assign celloutsig_1_5z = celloutsig_1_0z / { 1'h1, _00_[3:2] };
  assign celloutsig_1_6z = { _00_[11:4], celloutsig_1_5z } / { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_8z = _01_ / { 1'h1, in_data[16:9], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_7z[6], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_16z } / { 1'h1, celloutsig_0_0z[6:4] };
  assign celloutsig_0_23z = { celloutsig_0_8z[17:2], celloutsig_0_19z } / { 1'h1, in_data[84:83], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_1_1z = in_data[152:150] <= celloutsig_1_0z;
  assign celloutsig_0_5z = in_data[95:89] && celloutsig_0_0z[7:1];
  assign celloutsig_1_2z = in_data[139] & ~(celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_0z[2] & ~(celloutsig_1_10z[5]);
  assign celloutsig_0_6z = in_data[53] & ~(_01_[15]);
  assign celloutsig_1_10z = { celloutsig_1_8z[8:3], celloutsig_1_9z } % { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[80:72] % { 1'h1, celloutsig_0_7z[7:0] };
  assign celloutsig_0_14z = in_data[95:89] % { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_1_0z = in_data[188:186] >> in_data[166:164];
  assign celloutsig_1_8z = { in_data[153:136], celloutsig_1_7z } >> in_data[178:160];
  assign celloutsig_0_9z = celloutsig_0_8z[15:6] >> celloutsig_0_3z[19:10];
  assign celloutsig_0_17z = { celloutsig_0_12z[2:0], celloutsig_0_6z } <<< celloutsig_0_14z[4:1];
  assign celloutsig_0_15z = celloutsig_0_10z[7:1] >>> { celloutsig_0_7z[6:5], celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_18z = { _00_[13], celloutsig_1_0z, celloutsig_1_14z } - { celloutsig_1_4z[5:2], celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[14:5] ^ in_data[91:82];
  assign celloutsig_0_3z = in_data[91:72] ^ { in_data[88:80], celloutsig_0_0z, celloutsig_0_2z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
