$date
	Thu Oct 29 23:31:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio3_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module FFJK_1 $end
$var wire 1 ' D $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module FFD_1 $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
1$
x#
x"
x!
$end
#3
0'
0!
0#
0"
0%
1&
#5
0$
#8
0&
#10
1$
#15
0$
#18
1%
#20
1$
#25
0$
#30
1$
#35
0$
#38
1'
1"
#40
1!
1$
#45
0$
#50
1$
#55
0$
#58
0'
1#
0"
#60
0!
1$
#65
0$
#70
1$
#75
0$
#78
1'
1"
#80
0'
1!
1$
#85
0$
#90
1'
0!
1$
#95
0$
#100
0'
1!
1$
