Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: ifcontBCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ifcontBCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ifcontBCD"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : ifcontBCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "contador_BCD.v" in library work
Module <contador_BCD> compiled
No errors in compilation
Analysis of file <"ifcontBCD.prj"> succeeded.
 
Compiling vhdl file "C:/Documents and Settings/contbcdVHDL/ifcontBCD.vhd" in Library work.
Entity <ifcontbcd> compiled.
Entity <ifcontbcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ifcontBCD> in library <work> (architecture <behavioral>) with generics.
	N = 4
	contador = 2500000
	log2 = 2
	log2cont = 22

Analyzing hierarchy for module <contador_BCD> in library <work> with parameters.
	N = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ifcontBCD> in library <work> (Architecture <behavioral>).
	N = 4
	contador = 2500000
	log2 = 2
	log2cont = 22
Entity <ifcontBCD> analyzed. Unit <ifcontBCD> generated.

Analyzing module <contador_BCD> in library <work>.
	N = 32'sb00000000000000000000000000000100
Module <contador_BCD> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contador_BCD>.
    Related source file is "contador_BCD.v".
WARNING:Xst:1780 - Signal <iteracioncont[0].res> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <interna<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 4-to-1 multiplexer for signal <sal_aux>.
    Found 4-bit up counter for signal <iteracioncont[0].cont>.
    Found 4-bit up counter for signal <iteracioncont[1].cont>.
    Found 4-bit up counter for signal <iteracioncont[2].cont>.
    Found 4-bit up counter for signal <iteracioncont[3].cont>.
    Summary:
	inferred   4 Counter(s).
	inferred   4 Multiplexer(s).
Unit <contador_BCD> synthesized.


Synthesizing Unit <ifcontBCD>.
    Related source file is "C:/Documents and Settings/contbcdVHDL/ifcontBCD.vhd".
WARNING:Xst:653 - Signal <sel> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <salida_aux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <salida>.
    Found 1-bit register for signal <clk_1s>.
    Found 22-bit up counter for signal <cuenta>.
    Found 4-bit up counter for signal <cuenta_1s>.
    Found 4-bit register for signal <dri>.
    Found 2-bit up counter for signal <i>.
    Found 4-bit 4-to-1 multiplexer for signal <tmp>.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ifcontBCD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 7
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ifcontBCD> ...

Optimizing unit <contador_BCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ifcontBCD, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ifcontBCD.ngr
Top Level Output File Name         : ifcontBCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 142
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 21
#      LUT2                        : 12
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 13
#      LUT3_L                      : 1
#      LUT4                        : 26
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 27
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 49
#      FDE                         : 1
#      FDR                         : 22
#      FDRE                        : 23
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                       42  out of   8672     0%  
 Number of Slice Flip Flops:             49  out of  17344     0%  
 Number of 4 input LUTs:                 87  out of  17344     0%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    250     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.772ns (Maximum Frequency: 173.264MHz)
   Minimum input arrival time before clock: 4.712ns
   Maximum output required time after clock: 7.197ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.772ns (frequency: 173.264MHz)
  Total number of paths / destination ports: 1432 / 117
-------------------------------------------------------------------------
Delay:               5.772ns (Levels of Logic = 8)
  Source:            cuenta_4 (FF)
  Destination:       cuenta_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cuenta_4 to cuenta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cuenta_4 (cuenta_4)
     LUT2:I0->O            1   0.612   0.000  dri_cmp_eq0000_wg_lut<0> (dri_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  dri_cmp_eq0000_wg_cy<0> (dri_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  dri_cmp_eq0000_wg_cy<1> (dri_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  dri_cmp_eq0000_wg_cy<2> (dri_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  dri_cmp_eq0000_wg_cy<3> (dri_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  dri_cmp_eq0000_wg_cy<4> (dri_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          10   0.289   0.819  dri_cmp_eq0000_wg_cy<5> (dri_cmp_eq0000)
     LUT2:I1->O           22   0.612   0.989  cuenta_or00001 (cuenta_or0000)
     FDR:R                     0.795          cuenta_0
    ----------------------------------------
    Total                      5.772ns (3.432ns logic, 2.340ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              4.712ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       cuenta_1s_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to cuenta_1s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   0.919  rst_IBUF (rst_IBUF)
     LUT2_L:I1->LO         1   0.612   0.169  cuenta_1s_and00001_SW1 (N16)
     LUT4:I1->O            4   0.612   0.499  cuenta_1s_and00002 (cuenta_1s_and0000)
     FDRE:R                    0.795          cuenta_1s_0
    ----------------------------------------
    Total                      4.712ns (3.125ns logic, 1.587ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 200 / 11
-------------------------------------------------------------------------
Offset:              7.197ns (Levels of Logic = 4)
  Source:            i_0 (FF)
  Destination:       salida<0> (PAD)
  Source Clock:      clk rising

  Data Path: i_0 to salida<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.514   0.902  i_0 (i_0)
     LUT3:I0->O            1   0.612   0.000  Mmux_tmp_3 (Mmux_tmp_3)
     MUXF5:I1->O           7   0.278   0.754  Mmux_tmp_2_f5 (tmp<0>)
     LUT4:I0->O            1   0.612   0.357  Mrom_salida61 (salida_0_OBUF)
     OBUF:I->O                 3.169          salida_0_OBUF (salida<0>)
    ----------------------------------------
    Total                      7.197ns (5.185ns logic, 2.013ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.27 secs
 
--> 

Total memory usage is 153800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

