Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/install/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 8ad2ca299ca2422aa3e5fb899b3a631e --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_design_1_behav xil_defaultlib.tb_design_1 xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axi_full_master_v1_0_M00_AXI(C_M...
Compiling module xil_defaultlib.axi_full_master_v1_0(C_M00_AXI_A...
Compiling module xil_defaultlib.design_1_axi_full_master_0_0
Compiling module xil_defaultlib.axi_full_slave2_v1_0_S00_AXI(C_S...
Compiling module xil_defaultlib.axi_full_slave2_v1_0(C_S00_AXI_A...
Compiling module xil_defaultlib.design_1_axi_full_slave2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_design_1
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_design_1_behav
