set_global_assignment -library time_arbiter -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/common_cfg.v]
set_global_assignment -library time_arbiter -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) time_arbiter.v]
set_global_assignment -library time_arbiter -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/fifo1c_ctl.v]
set_global_assignment -library time_arbiter -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/fifo1c16x64.v]
set_global_assignment -library time_arbiter -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/fifo1c128x64.v]
set_global_assignment -library time_arbiter -name VHDL_FILE [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram/altsyncram.srcs/sources_1/ip/ram1r1w128x64/synth/ram1r1w128x64.vhd]
set_global_assignment -library time_arbiter -name VHDL_FILE [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/ram1r1w16x64/synth/ram1r1w16x64.vhd]
