# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 4 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
# CONTEXT CPU 2 8
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 10 2
CPU 9 6 3
UNBLOCK 10 8
CPU 10 9 0
CPU 10 11 1
CPU 10 10 2
CPU 10 6 3
BLOCK 11 10
CPU 11 9 0
CPU 11 11 1
# CONTEXT CPU 2 11
CPU 11 6 3
BLOCK 12 9
UNBLOCK 12 10
# CONTEXT CPU 0 12
CPU 12 11 1
CPU 12 12 2
# CONTEXT CPU 3 12
UNBLOCK 13 9
CPU 13 13 0
CPU 13 11 1
CPU 13 12 2
CPU 13 14 3
BLOCK 14 11
BLOCK 14 12
BLOCK 14 14
CPU 14 13 0
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 11
UNBLOCK 15 12
UNBLOCK 15 14
CPU 15 13 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 3 3
BLOCK 16 13
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 3 3
UNBLOCK 17 13
# CONTEXT CPU 0 17
CPU 17 0 1
CPU 17 1 2
CPU 17 3 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 1 2
CPU 18 3 3
CPU 19 2 0
CPU 19 5 1
CPU 19 1 2
CPU 19 3 3
# CONTEXT CPU 0 20
CPU 20 5 1
# CONTEXT CPU 2 20
CPU 20 3 3
EXIT 21 3 3
CPU 21 4 0
CPU 21 5 1
CPU 21 7 2
# CONTEXT CPU 3 21
BLOCK 22 4
# CONTEXT CPU 0 22
CPU 22 5 1
CPU 22 7 2
# CONTEXT CPU 3 22
BLOCK 23 5
BLOCK 23 7
UNBLOCK 23 4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 5
UNBLOCK 24 7
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 8 3
CPU 25 10 0
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
CPU 25 8 3
CPU 26 10 0
CPU 26 6 1
CPU 26 9 2
CPU 26 8 3
BLOCK 27 10
BLOCK 27 6
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27 9 2
CPU 27 8 3
UNBLOCK 28 6
UNBLOCK 28 10
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 9 2
CPU 28 8 3
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 9 2
CPU 29 8 3
BLOCK 30 9
CPU 30 11 0
CPU 30 12 1
# CONTEXT CPU 2 30
CPU 30 8 3
BLOCK 31 8
UNBLOCK 31 9
CPU 31 11 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
UNBLOCK 32 8
CPU 32 11 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
CPU 33 11 0
# CONTEXT CPU 1 33
CPU 33 14 2
# CONTEXT CPU 3 33
BLOCK 34 11
BLOCK 34 14
# CONTEXT CPU 0 34
CPU 34 13 1
# CONTEXT CPU 2 34
CPU 34 0 3
BLOCK 35 13
UNBLOCK 35 11
UNBLOCK 35 14
CPU 35 2 0
# CONTEXT CPU 1 35
CPU 35 1 2
CPU 35 0 3
UNBLOCK 36 13
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 0 3
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
CPU 37 7 2
# CONTEXT CPU 3 37
# CONTEXT CPU 0 38
CPU 38 4 1
CPU 38 7 2
# CONTEXT CPU 3 38
CPU 39 5 0
CPU 39 4 1
CPU 39 7 2
# CONTEXT CPU 3 39
CPU 40 5 0
CPU 40 4 1
CPU 40 7 2
CPU 40 6 3
EXIT 41 6 3
CPU 41 5 0
CPU 41 4 1
CPU 41 7 2
# CONTEXT CPU 3 41
EXIT 42 5 0
EXIT 42 7 2
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
# CONTEXT CPU 0 43
CPU 43 12 1
# CONTEXT CPU 2 43
# CONTEXT CPU 3 43
BLOCK 44 12
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
CPU 44 10 3
UNBLOCK 45 12
CPU 45 9 0
# CONTEXT CPU 1 45
CPU 45 8 2
CPU 45 10 3
EXIT 46 8 2
CPU 46 9 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 10 3
EXIT 47 9 0
# CONTEXT CPU 0 47
CPU 47 11 1
CPU 47 14 2
CPU 47 10 3
EXIT 48 11 1
BLOCK 48 14
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 10 3
EXIT 49 10 3
UNBLOCK 49 14
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
CPU 49 1 2
# CONTEXT CPU 3 49
CPU 50 13 0
# CONTEXT CPU 1 50
CPU 50 1 2
CPU 50 0 3
BLOCK 51 13
EXIT 51 1 2
# CONTEXT CPU 0 51
CPU 51 2 1
# CONTEXT CPU 2 51
CPU 51 0 3
EXIT 52 0 3
UNBLOCK 52 13
# CONTEXT CPU 0 52
CPU 52 2 1
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
CPU 53 2 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 2 1
CPU 54 4 0
# CONTEXT CPU 1 54
CPU 54 12 2
# CONTEXT CPU 3 54
EXIT 55 4 0
BLOCK 55 12
CPU 55 -1 0
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 14 3
BLOCK 56 14
UNBLOCK 56 12
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
CPU 56 -1 2
CPU 56 -1 3
UNBLOCK 57 14
# CONTEXT CPU 0 57
CPU 57 13 1
# CONTEXT CPU 2 57
CPU 57 -1 3
# CONTEXT CPU 0 58
CPU 58 13 1
# CONTEXT CPU 2 58
CPU 58 -1 3
CPU 59 12 0
CPU 59 13 1
# CONTEXT CPU 2 59
CPU 59 -1 3
BLOCK 60 12
BLOCK 60 13
CPU 60 -1 0
CPU 60 -1 1
CPU 60 14 2
CPU 60 -1 3
BLOCK 61 14
UNBLOCK 61 12
UNBLOCK 61 13
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 14
CPU 62 12 0
CPU 62 13 1
# CONTEXT CPU 2 62
CPU 62 -1 3
EXIT 63 13 1
CPU 63 12 0
CPU 63 -1 1
CPU 63 14 2
CPU 63 -1 3
BLOCK 64 14
CPU 64 12 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
EXIT 65 12 0
UNBLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
