
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Pablo Lozano/Desktop/timer/pa.fromHdl.tcl}
# create_project -name timer -dir "C:/Users/Pablo Lozano/Desktop/timer/planAhead_run_1" -part xc7a100tcsg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 444.102 ; gain = 64.004
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Pablo Lozano/Desktop/timer/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {prescaler.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {post_div.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mux.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {div.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {cont.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/prescaler.vhd" into library work
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/post_div.vhd" into library work
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/mux.vhd" into library work
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/div.vhd" into library work
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/decoder.vhd" into library work
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/cont.vhd" into library work
Parsing VHDL file "C:/Users/Pablo Lozano/Desktop/timer/top.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/Pablo Lozano/Desktop/timer/top.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E13 [C:/Users/Pablo Lozano/Desktop/timer/top.ucf:27]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site E14 [C:/Users/Pablo Lozano/Desktop/timer/top.ucf:34]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site F12 [C:/Users/Pablo Lozano/Desktop/timer/top.ucf:36]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site G12 [C:/Users/Pablo Lozano/Desktop/timer/top.ucf:37]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N7 [C:/Users/Pablo Lozano/Desktop/timer/top.ucf:39]
Finished Parsing UCF File [C:/Users/Pablo Lozano/Desktop/timer/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d236d47d
open_rtl_design: Time (s): elapsed = 00:00:54 . Memory (MB): peak = 785.832 ; gain = 332.348
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Jan 10 21:26:00 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
