# Tiny Tapeout project information
project:
  title:        "LIF Neuron"      # Project title
  author:       "Nikhil Garg"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "LIF Neuron implementation with editable configuration"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_lif_neuron"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "lif_neuron.v"
    - "lif_neuron_system.v"
    - "lif_data_loader.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "CHAN_A_BIT0"
  ui[1]: "CHAN_A_BIT1" 
  ui[2]: "CHAN_A_BIT2"
  ui[3]: "CHAN_B_BIT0"
  ui[4]: "CHAN_B_BIT1"
  ui[5]: "CHAN_B_BIT2"
  ui[6]: "RESERVED_0"
  ui[7]: "RESERVED_1"

  # Outputs
  uo[0]: "V_MEM_BIT0"
  uo[1]: "V_MEM_BIT1"
  uo[2]: "V_MEM_BIT2"
  uo[3]: "V_MEM_BIT3"
  uo[4]: "V_MEM_BIT4"
  uo[5]: "V_MEM_BIT5"
  uo[6]: "V_MEM_BIT6"
  uo[7]: "SPIKE_OUT"

  # Bidirectional pins
  uio[0]: "LOAD_MODE"
  uio[1]: "SERIAL_DATA"
  uio[2]: "PARAMS_READY"
  uio[3]: "SPIKE_MONITOR"
  uio[4]: "MEM_ACTIVITY"
  uio[5]: "LOAD_MODE_ECHO"
  uio[6]: "SERIAL_DATA_ECHO"
  uio[7]: "ENABLE_STATUS"

# Do not change!
yaml_version: 6
