<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: COTS/MCAL/RCC/MRCC_interface.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d1250299a5376307af898043e4279e0d.html">COTS</a></li><li class="navelem"><a class="el" href="dir_d6f295fad42b91af10e375a168f2de53.html">MCAL</a></li><li class="navelem"><a class="el" href="dir_b58645a5aaf8ed5939b0aed386878fd4.html">RCC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">MRCC_interface.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file contains the interfacing information for the RCC module.  
<a href="#details">More...</a></p>

<p><a href="_m_r_c_c__interface_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaefd73ec71a770d3b37f9bc0ea55ad130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bus.html#gaefd73ec71a770d3b37f9bc0ea55ad130">RCC_AHB1</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaefd73ec71a770d3b37f9bc0ea55ad130"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 Bus.  <a href="group___bus.html#gaefd73ec71a770d3b37f9bc0ea55ad130">More...</a><br /></td></tr>
<tr class="separator:gaefd73ec71a770d3b37f9bc0ea55ad130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa933a7465c80c134626f66bdbe7a87ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bus.html#gaa933a7465c80c134626f66bdbe7a87ee">RCC_AHB2</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa933a7465c80c134626f66bdbe7a87ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 Bus.  <a href="group___bus.html#gaa933a7465c80c134626f66bdbe7a87ee">More...</a><br /></td></tr>
<tr class="separator:gaa933a7465c80c134626f66bdbe7a87ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138c4bafb268d42acaee8cd78a77bb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bus.html#ga138c4bafb268d42acaee8cd78a77bb76">RCC_APB1</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga138c4bafb268d42acaee8cd78a77bb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 Bus.  <a href="group___bus.html#ga138c4bafb268d42acaee8cd78a77bb76">More...</a><br /></td></tr>
<tr class="separator:ga138c4bafb268d42acaee8cd78a77bb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b37ab3b0024e2cdf8d4e0cbe1febdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bus.html#ga87b37ab3b0024e2cdf8d4e0cbe1febdd">RCC_APB2</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga87b37ab3b0024e2cdf8d4e0cbe1febdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 Bus.  <a href="group___bus.html#ga87b37ab3b0024e2cdf8d4e0cbe1febdd">More...</a><br /></td></tr>
<tr class="separator:ga87b37ab3b0024e2cdf8d4e0cbe1febdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840cfbe16cf7de99465d760b34bd9911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___bus.html#ga840cfbe16cf7de99465d760b34bd9911">RCC_AHB1LPENR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga840cfbe16cf7de99465d760b34bd9911"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral clock enable in low power mode register  <a href="group___bus.html#ga840cfbe16cf7de99465d760b34bd9911">More...</a><br /></td></tr>
<tr class="separator:ga840cfbe16cf7de99465d760b34bd9911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a721fdc5a0025a67fca6b9eb44194aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga7a721fdc5a0025a67fca6b9eb44194aa">AHB1ENR_DMA2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga7a721fdc5a0025a67fca6b9eb44194aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on DMA2 peripheral.  <a href="group___peripheral.html#ga7a721fdc5a0025a67fca6b9eb44194aa">More...</a><br /></td></tr>
<tr class="separator:ga7a721fdc5a0025a67fca6b9eb44194aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad95f60833921687c23111862efbffb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaad95f60833921687c23111862efbffb6">AHB1ENR_DMA1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gaad95f60833921687c23111862efbffb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on DMA1 peripheral.  <a href="group___peripheral.html#gaad95f60833921687c23111862efbffb6">More...</a><br /></td></tr>
<tr class="separator:gaad95f60833921687c23111862efbffb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59346763a519edae2f1f46f4e9c30c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga59346763a519edae2f1f46f4e9c30c3a">AHB1ENR_CRCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga59346763a519edae2f1f46f4e9c30c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on CRC peripheral.  <a href="group___peripheral.html#ga59346763a519edae2f1f46f4e9c30c3a">More...</a><br /></td></tr>
<tr class="separator:ga59346763a519edae2f1f46f4e9c30c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4047d48c8468f1ac3056ba8a5d00a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaa4047d48c8468f1ac3056ba8a5d00a20">AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa4047d48c8468f1ac3056ba8a5d00a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOH peripheral.  <a href="group___peripheral.html#gaa4047d48c8468f1ac3056ba8a5d00a20">More...</a><br /></td></tr>
<tr class="separator:gaa4047d48c8468f1ac3056ba8a5d00a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94d88d814e85c4e2d06862c95f8b78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gab94d88d814e85c4e2d06862c95f8b78e">AHB1ENR_GPIOEEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab94d88d814e85c4e2d06862c95f8b78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOE peripheral.  <a href="group___peripheral.html#gab94d88d814e85c4e2d06862c95f8b78e">More...</a><br /></td></tr>
<tr class="separator:gab94d88d814e85c4e2d06862c95f8b78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65d475454a6d8d7e606691e30a9db7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gae65d475454a6d8d7e606691e30a9db7a">AHB1ENR_GPIODEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gae65d475454a6d8d7e606691e30a9db7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOD peripheral.  <a href="group___peripheral.html#gae65d475454a6d8d7e606691e30a9db7a">More...</a><br /></td></tr>
<tr class="separator:gae65d475454a6d8d7e606691e30a9db7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a484def9262a6814dd66ccc689ce6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga3a484def9262a6814dd66ccc689ce6ca">AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3a484def9262a6814dd66ccc689ce6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOC peripheral.  <a href="group___peripheral.html#ga3a484def9262a6814dd66ccc689ce6ca">More...</a><br /></td></tr>
<tr class="separator:ga3a484def9262a6814dd66ccc689ce6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9eb580ac91566870a67f3b6796793e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaf9eb580ac91566870a67f3b6796793e8">AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf9eb580ac91566870a67f3b6796793e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOB peripheral.  <a href="group___peripheral.html#gaf9eb580ac91566870a67f3b6796793e8">More...</a><br /></td></tr>
<tr class="separator:gaf9eb580ac91566870a67f3b6796793e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ad13d00bcc4499854bf16cdaa6838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga49ad13d00bcc4499854bf16cdaa6838b">AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga49ad13d00bcc4499854bf16cdaa6838b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on GPIOA peripheral.  <a href="group___peripheral.html#ga49ad13d00bcc4499854bf16cdaa6838b">More...</a><br /></td></tr>
<tr class="separator:ga49ad13d00bcc4499854bf16cdaa6838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff180d4e53ade982c118b7627550a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga7ff180d4e53ade982c118b7627550a21">AHB2ENR_OTGFSEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga7ff180d4e53ade982c118b7627550a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on OTGFS peripheral.  <a href="group___peripheral.html#ga7ff180d4e53ade982c118b7627550a21">More...</a><br /></td></tr>
<tr class="separator:ga7ff180d4e53ade982c118b7627550a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0905ca5c593bda98120d231dad473de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga0905ca5c593bda98120d231dad473de9">APB1ENR_PWREN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga0905ca5c593bda98120d231dad473de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on PWR peripheral.  <a href="group___peripheral.html#ga0905ca5c593bda98120d231dad473de9">More...</a><br /></td></tr>
<tr class="separator:ga0905ca5c593bda98120d231dad473de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbe7e058d32561ada259f30672cb06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga6bbe7e058d32561ada259f30672cb06f">APB1ENR_I2C3EN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga6bbe7e058d32561ada259f30672cb06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on I2C3 peripheral.  <a href="group___peripheral.html#ga6bbe7e058d32561ada259f30672cb06f">More...</a><br /></td></tr>
<tr class="separator:ga6bbe7e058d32561ada259f30672cb06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e85416e23d65e3463f9f65561c4de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga54e85416e23d65e3463f9f65561c4de5">APB1ENR_I2C2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga54e85416e23d65e3463f9f65561c4de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on I2C2 peripheral.  <a href="group___peripheral.html#ga54e85416e23d65e3463f9f65561c4de5">More...</a><br /></td></tr>
<tr class="separator:ga54e85416e23d65e3463f9f65561c4de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030f7e6c7e6b5b89968fc8d9d7d779a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga030f7e6c7e6b5b89968fc8d9d7d779a9">APB1ENR_I2C1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga030f7e6c7e6b5b89968fc8d9d7d779a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on I2C1 peripheral.  <a href="group___peripheral.html#ga030f7e6c7e6b5b89968fc8d9d7d779a9">More...</a><br /></td></tr>
<tr class="separator:ga030f7e6c7e6b5b89968fc8d9d7d779a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9485c3e161e4c625e95e5a8f1aa05b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga9485c3e161e4c625e95e5a8f1aa05b30">APB1ENR_USART2EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga9485c3e161e4c625e95e5a8f1aa05b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on USART2 peripheral.  <a href="group___peripheral.html#ga9485c3e161e4c625e95e5a8f1aa05b30">More...</a><br /></td></tr>
<tr class="separator:ga9485c3e161e4c625e95e5a8f1aa05b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe93de200c69752ce593d903295fedd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gafe93de200c69752ce593d903295fedd9">APB1ENR_SPI3EN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gafe93de200c69752ce593d903295fedd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI3 peripheral.  <a href="group___peripheral.html#gafe93de200c69752ce593d903295fedd9">More...</a><br /></td></tr>
<tr class="separator:gafe93de200c69752ce593d903295fedd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc2938b5527086eca53544c47e92fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga4fc2938b5527086eca53544c47e92fdb">APB1ENR_SPI2EN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4fc2938b5527086eca53544c47e92fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI2 peripheral.  <a href="group___peripheral.html#ga4fc2938b5527086eca53544c47e92fdb">More...</a><br /></td></tr>
<tr class="separator:ga4fc2938b5527086eca53544c47e92fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a74f8aa922de58bcead2f87f72f5a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga1a74f8aa922de58bcead2f87f72f5a2d">APB1ENR_WWDGEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga1a74f8aa922de58bcead2f87f72f5a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on WWD peripheral.  <a href="group___peripheral.html#ga1a74f8aa922de58bcead2f87f72f5a2d">More...</a><br /></td></tr>
<tr class="separator:ga1a74f8aa922de58bcead2f87f72f5a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea0aa66ce069673b3c743b9835af8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaaea0aa66ce069673b3c743b9835af8df">APB1ENR_TIM5EN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaaea0aa66ce069673b3c743b9835af8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM5 peripheral.  <a href="group___peripheral.html#gaaea0aa66ce069673b3c743b9835af8df">More...</a><br /></td></tr>
<tr class="separator:gaaea0aa66ce069673b3c743b9835af8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88e12ffdcd0a8c7168b9dc49937c97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gae88e12ffdcd0a8c7168b9dc49937c97d">APB1ENR_TIM4EN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae88e12ffdcd0a8c7168b9dc49937c97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM4 peripheral.  <a href="group___peripheral.html#gae88e12ffdcd0a8c7168b9dc49937c97d">More...</a><br /></td></tr>
<tr class="separator:gae88e12ffdcd0a8c7168b9dc49937c97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5d502d28dc158fe67deb91ab2407cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga4f5d502d28dc158fe67deb91ab2407cb">APB1ENR_TIM3EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4f5d502d28dc158fe67deb91ab2407cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM3 peripheral.  <a href="group___peripheral.html#ga4f5d502d28dc158fe67deb91ab2407cb">More...</a><br /></td></tr>
<tr class="separator:ga4f5d502d28dc158fe67deb91ab2407cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a6f5b9a60087384dacd25a3206c86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga69a6f5b9a60087384dacd25a3206c86b">APB1ENR_TIM2EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga69a6f5b9a60087384dacd25a3206c86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM2 peripheral.  <a href="group___peripheral.html#ga69a6f5b9a60087384dacd25a3206c86b">More...</a><br /></td></tr>
<tr class="separator:ga69a6f5b9a60087384dacd25a3206c86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedea507497eae88c70dc102b21825020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaedea507497eae88c70dc102b21825020">APB2ENR_TIM11EN</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaedea507497eae88c70dc102b21825020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM11 peripheral.  <a href="group___peripheral.html#gaedea507497eae88c70dc102b21825020">More...</a><br /></td></tr>
<tr class="separator:gaedea507497eae88c70dc102b21825020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77cfb0767d9a734df37528948bb77f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gaa77cfb0767d9a734df37528948bb77f0">APB2ENR_TIM10EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaa77cfb0767d9a734df37528948bb77f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM10 peripheral.  <a href="group___peripheral.html#gaa77cfb0767d9a734df37528948bb77f0">More...</a><br /></td></tr>
<tr class="separator:gaa77cfb0767d9a734df37528948bb77f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d401b5b382d4d0413b0626ef9e3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga67d401b5b382d4d0413b0626ef9e3b0b">APB2ENR_TIM9EN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga67d401b5b382d4d0413b0626ef9e3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM9 peripheral.  <a href="group___peripheral.html#ga67d401b5b382d4d0413b0626ef9e3b0b">More...</a><br /></td></tr>
<tr class="separator:ga67d401b5b382d4d0413b0626ef9e3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cce85c8f4a347ad79308d1c4512e187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga5cce85c8f4a347ad79308d1c4512e187">APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga5cce85c8f4a347ad79308d1c4512e187"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SYSCFG peripheral.  <a href="group___peripheral.html#ga5cce85c8f4a347ad79308d1c4512e187">More...</a><br /></td></tr>
<tr class="separator:ga5cce85c8f4a347ad79308d1c4512e187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafb4f6a2565de12a9e5236a6097c6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#gadafb4f6a2565de12a9e5236a6097c6e9">APB2ENR_SPI4EN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gadafb4f6a2565de12a9e5236a6097c6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI4 peripheral.  <a href="group___peripheral.html#gadafb4f6a2565de12a9e5236a6097c6e9">More...</a><br /></td></tr>
<tr class="separator:gadafb4f6a2565de12a9e5236a6097c6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7b881b7bc6f120d878a12b847860b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga6b7b881b7bc6f120d878a12b847860b8">APB2ENR_SPI1EN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga6b7b881b7bc6f120d878a12b847860b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SPI1 peripheral.  <a href="group___peripheral.html#ga6b7b881b7bc6f120d878a12b847860b8">More...</a><br /></td></tr>
<tr class="separator:ga6b7b881b7bc6f120d878a12b847860b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e59bb5270105cabad74f971c1f6dd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga9e59bb5270105cabad74f971c1f6dd48">APB2ENR_SDIOEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga9e59bb5270105cabad74f971c1f6dd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on SDIO peripheral.  <a href="group___peripheral.html#ga9e59bb5270105cabad74f971c1f6dd48">More...</a><br /></td></tr>
<tr class="separator:ga9e59bb5270105cabad74f971c1f6dd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfcc0e3cd7a1bdafb109192c4a4b34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga3cfcc0e3cd7a1bdafb109192c4a4b34b">APB2ENR_ADC1EN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga3cfcc0e3cd7a1bdafb109192c4a4b34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on ADC1 peripheral.  <a href="group___peripheral.html#ga3cfcc0e3cd7a1bdafb109192c4a4b34b">More...</a><br /></td></tr>
<tr class="separator:ga3cfcc0e3cd7a1bdafb109192c4a4b34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b80e93e2a2d9aa77ede6763f2f6ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga84b80e93e2a2d9aa77ede6763f2f6ba1">APB2ENR_USART6EN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga84b80e93e2a2d9aa77ede6763f2f6ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on USART6 peripheral.  <a href="group___peripheral.html#ga84b80e93e2a2d9aa77ede6763f2f6ba1">More...</a><br /></td></tr>
<tr class="separator:ga84b80e93e2a2d9aa77ede6763f2f6ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420f9a41acd93e242601bb3a43fbd0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga420f9a41acd93e242601bb3a43fbd0f8">APB2ENR_USART1EN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga420f9a41acd93e242601bb3a43fbd0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on USART1 peripheral.  <a href="group___peripheral.html#ga420f9a41acd93e242601bb3a43fbd0f8">More...</a><br /></td></tr>
<tr class="separator:ga420f9a41acd93e242601bb3a43fbd0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560aa79d145ce9ea781a56a33015b5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga560aa79d145ce9ea781a56a33015b5ab">APB2ENR_TIM1EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga560aa79d145ce9ea781a56a33015b5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on TIM1 peripheral.  <a href="group___peripheral.html#ga560aa79d145ce9ea781a56a33015b5ab">More...</a><br /></td></tr>
<tr class="separator:ga560aa79d145ce9ea781a56a33015b5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e266752804fcf69f7e9918dc2c73aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral.html#ga4e266752804fcf69f7e9918dc2c73aac">AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga4e266752804fcf69f7e9918dc2c73aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLK on FLITFLP peripheral.  <a href="group___peripheral.html#ga4e266752804fcf69f7e9918dc2c73aac">More...</a><br /></td></tr>
<tr class="separator:ga4e266752804fcf69f7e9918dc2c73aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ab4245d45e035033aece85f81662a9cf0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__interface_8h.html#ab4245d45e035033aece85f81662a9cf0">MRCC_vInit</a> (void)</td></tr>
<tr class="memdesc:ab4245d45e035033aece85f81662a9cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the RCC with a certain configurations.  <a href="_m_r_c_c__interface_8h.html#ab4245d45e035033aece85f81662a9cf0">More...</a><br /></td></tr>
<tr class="separator:ab4245d45e035033aece85f81662a9cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4049d31c5859572e821de89f05d6df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__interface_8h.html#adf4049d31c5859572e821de89f05d6df">MRCC_vEnablePeriphralCLK</a> (<a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> A_u32BusID, <a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> A_u32PeriphralID)</td></tr>
<tr class="memdesc:adf4049d31c5859572e821de89f05d6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabling the CLK on a specific Peripheral.  <a href="_m_r_c_c__interface_8h.html#adf4049d31c5859572e821de89f05d6df">More...</a><br /></td></tr>
<tr class="separator:adf4049d31c5859572e821de89f05d6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7b5bdf39efe155a97b93841422cce5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__interface_8h.html#aae7b5bdf39efe155a97b93841422cce5">MRCC_vDisablePeriphralCLK</a> (<a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> A_u32BusID, <a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> A_u32PeriphralID)</td></tr>
<tr class="memdesc:aae7b5bdf39efe155a97b93841422cce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabling the CLK on a specific Peripheral.  <a href="_m_r_c_c__interface_8h.html#aae7b5bdf39efe155a97b93841422cce5">More...</a><br /></td></tr>
<tr class="separator:aae7b5bdf39efe155a97b93841422cce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This file contains the interfacing information for the RCC module. </p>
<dl class="section author"><dt>Author</dt><dd>Ali El Bana &amp; Mo Alaa </dd></dl>
<dl class="section version"><dt>Version</dt><dd>2.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>11/9/2022 </dd></dl>

<p class="definition">Definition in file <a class="el" href="_m_r_c_c__interface_8h_source.html">MRCC_interface.h</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="ab4245d45e035033aece85f81662a9cf0" name="ab4245d45e035033aece85f81662a9cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4245d45e035033aece85f81662a9cf0">&#9670;&#160;</a></span>MRCC_vInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MRCC_vInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the RCC with a certain configurations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">void.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void. </dd></dl>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__program_8c_source.html#l00029">29</a> of file <a class="el" href="_m_r_c_c__program_8c_source.html">MRCC_program.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   30</span>{</div>
<div class="line"><span class="lineno">   31</span> </div>
<div class="line"><span class="lineno">   32</span>    <span class="comment">// PLLI2S (ON/OFF).</span></div>
<div class="line"><span class="lineno">   33</span><span class="preprocessor">    #if PLLI2S == ENABLE</span></div>
<div class="line"><span class="lineno">   34</span> </div>
<div class="line"><span class="lineno">   35</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a> ) ;</div>
<div class="line"><span class="lineno">   36</span> </div>
<div class="line"><span class="lineno">   37</span><span class="preprocessor">    #elif PLLI2S == DISABLE</span></div>
<div class="line"><span class="lineno">   38</span> </div>
<div class="line"><span class="lineno">   39</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a> ) ;</div>
<div class="line"><span class="lineno">   40</span> </div>
<div class="line"><span class="lineno">   41</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">   42</span> </div>
<div class="line"><span class="lineno">   43</span> </div>
<div class="line"><span class="lineno">   44</span>    <span class="comment">// PLL (ON/OFF).</span></div>
<div class="line"><span class="lineno">   45</span><span class="preprocessor">    #if PLL == ENABLE</span></div>
<div class="line"><span class="lineno">   46</span> </div>
<div class="line"><span class="lineno">   47</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a> ) ;</div>
<div class="line"><span class="lineno">   48</span> </div>
<div class="line"><span class="lineno">   49</span><span class="preprocessor">    #elif PLL == DISABLE</span></div>
<div class="line"><span class="lineno">   50</span> </div>
<div class="line"><span class="lineno">   51</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a> ) ;</div>
<div class="line"><span class="lineno">   52</span> </div>
<div class="line"><span class="lineno">   53</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">   54</span> </div>
<div class="line"><span class="lineno">   55</span> </div>
<div class="line"><span class="lineno">   56</span>    <span class="comment">// CSS (ON/OFF).</span></div>
<div class="line"><span class="lineno">   57</span><span class="preprocessor">    #if CSS == ENABLE</span></div>
<div class="line"><span class="lineno">   58</span> </div>
<div class="line"><span class="lineno">   59</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#acc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a> ) ;</div>
<div class="line"><span class="lineno">   60</span> </div>
<div class="line"><span class="lineno">   61</span><span class="preprocessor">    #elif CSS == DISABLE</span></div>
<div class="line"><span class="lineno">   62</span> </div>
<div class="line"><span class="lineno">   63</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#acc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a> ) ;</div>
<div class="line"><span class="lineno">   64</span> </div>
<div class="line"><span class="lineno">   65</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">   66</span> </div>
<div class="line"><span class="lineno">   67</span> </div>
<div class="line"><span class="lineno">   68</span>    <span class="comment">// HSEBYP.</span></div>
<div class="line"><span class="lineno">   69</span><span class="preprocessor">    #if HSEBYP == BYBASED</span></div>
<div class="line"><span class="lineno">   70</span> </div>
<div class="line"><span class="lineno">   71</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> ) ;</div>
<div class="line"><span class="lineno">   72</span> </div>
<div class="line"><span class="lineno">   73</span><span class="preprocessor">    #elif HSEBYP == NOTBYBASED</span></div>
<div class="line"><span class="lineno">   74</span> </div>
<div class="line"><span class="lineno">   75</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> ) ;</div>
<div class="line"><span class="lineno">   76</span> </div>
<div class="line"><span class="lineno">   77</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">   78</span> </div>
<div class="line"><span class="lineno">   79</span> </div>
<div class="line"><span class="lineno">   80</span>    <span class="comment">// Select CLK switch (HSI/HSE/PLL).</span></div>
<div class="line"><span class="lineno">   81</span><span class="preprocessor">    #if SW == HSI</span></div>
<div class="line"><span class="lineno">   82</span> </div>
<div class="line"><span class="lineno">   83</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4ec762be98659ce934895414435959d4">RCC_CFGR_SW_b0</a> ) ;</div>
<div class="line"><span class="lineno">   84</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a13f86bda561141bd25f9fa46a1408459">RCC_CFGR_SW_b1</a> ) ;</div>
<div class="line"><span class="lineno">   85</span> </div>
<div class="line"><span class="lineno">   86</span><span class="preprocessor">    #elif SW == HSE</span></div>
<div class="line"><span class="lineno">   87</span> </div>
<div class="line"><span class="lineno">   88</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4ec762be98659ce934895414435959d4">RCC_CFGR_SW_b0</a> ) ;</div>
<div class="line"><span class="lineno">   89</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a13f86bda561141bd25f9fa46a1408459">RCC_CFGR_SW_b1</a> ) ;</div>
<div class="line"><span class="lineno">   90</span> </div>
<div class="line"><span class="lineno">   91</span><span class="preprocessor">    #elif SW == PLLCLK</span></div>
<div class="line"><span class="lineno">   92</span> </div>
<div class="line"><span class="lineno">   93</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4ec762be98659ce934895414435959d4">RCC_CFGR_SW_b0</a> ) ;</div>
<div class="line"><span class="lineno">   94</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a13f86bda561141bd25f9fa46a1408459">RCC_CFGR_SW_b1</a> ) ;</div>
<div class="line"><span class="lineno">   95</span> </div>
<div class="line"><span class="lineno">   96</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">   97</span> </div>
<div class="line"><span class="lineno">   98</span> </div>
<div class="line"><span class="lineno">   99</span>    <span class="comment">// MCO2 selection:</span></div>
<div class="line"><span class="lineno">  100</span><span class="preprocessor">    #if MCO2 == SYSCLK</span></div>
<div class="line"><span class="lineno">  101</span> </div>
<div class="line"><span class="lineno">  102</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ac40f34015b075e6101d6e7e87fdea405">RCC_CFGR_MOC2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  103</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a55a7dc20977c92c7d48f48992b6af17e">RCC_CFGR_MOC2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  104</span> </div>
<div class="line"><span class="lineno">  105</span><span class="preprocessor">    #elif MCO2 == PLLI2SCLK</span></div>
<div class="line"><span class="lineno">  106</span> </div>
<div class="line"><span class="lineno">  107</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ac40f34015b075e6101d6e7e87fdea405">RCC_CFGR_MOC2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  108</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a55a7dc20977c92c7d48f48992b6af17e">RCC_CFGR_MOC2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  109</span> </div>
<div class="line"><span class="lineno">  110</span><span class="preprocessor">    #elif MCO2 == HSE</span></div>
<div class="line"><span class="lineno">  111</span> </div>
<div class="line"><span class="lineno">  112</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ac40f34015b075e6101d6e7e87fdea405">RCC_CFGR_MOC2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  113</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a55a7dc20977c92c7d48f48992b6af17e">RCC_CFGR_MOC2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  114</span> </div>
<div class="line"><span class="lineno">  115</span><span class="preprocessor">    #elif MCO2 == PLLCLK</span></div>
<div class="line"><span class="lineno">  116</span> </div>
<div class="line"><span class="lineno">  117</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ac40f34015b075e6101d6e7e87fdea405">RCC_CFGR_MOC2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  118</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a55a7dc20977c92c7d48f48992b6af17e">RCC_CFGR_MOC2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  119</span> </div>
<div class="line"><span class="lineno">  120</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  121</span> </div>
<div class="line"><span class="lineno">  122</span> </div>
<div class="line"><span class="lineno">  123</span>    <span class="comment">// MCO2 prescaler:</span></div>
<div class="line"><span class="lineno">  124</span><span class="preprocessor">    #if MCO2PRE == NoDivision</span></div>
<div class="line"><span class="lineno">  125</span> </div>
<div class="line"><span class="lineno">  126</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4e5d3abf408a5b0e0764e7495dbdf25c">RCC_CFGR_MOC2PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  127</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1798d37349f0c8adef81a9efc85e9593">RCC_CFGR_MOC2PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  128</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ab0cb8c74eaee6177e695323d52804974">RCC_CFGR_MOC2PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  129</span> </div>
<div class="line"><span class="lineno">  130</span><span class="preprocessor">    #elif MCO2PRE == DivisionBy2</span></div>
<div class="line"><span class="lineno">  131</span> </div>
<div class="line"><span class="lineno">  132</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4e5d3abf408a5b0e0764e7495dbdf25c">RCC_CFGR_MOC2PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  133</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1798d37349f0c8adef81a9efc85e9593">RCC_CFGR_MOC2PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  134</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ab0cb8c74eaee6177e695323d52804974">RCC_CFGR_MOC2PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  135</span> </div>
<div class="line"><span class="lineno">  136</span><span class="preprocessor">    #elif MCO2PRE == DivisionBy3</span></div>
<div class="line"><span class="lineno">  137</span> </div>
<div class="line"><span class="lineno">  138</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4e5d3abf408a5b0e0764e7495dbdf25c">RCC_CFGR_MOC2PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  139</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1798d37349f0c8adef81a9efc85e9593">RCC_CFGR_MOC2PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  140</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ab0cb8c74eaee6177e695323d52804974">RCC_CFGR_MOC2PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  141</span> </div>
<div class="line"><span class="lineno">  142</span><span class="preprocessor">    #elif MCO2PRE == DivisionBy4</span></div>
<div class="line"><span class="lineno">  143</span> </div>
<div class="line"><span class="lineno">  144</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4e5d3abf408a5b0e0764e7495dbdf25c">RCC_CFGR_MOC2PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  145</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1798d37349f0c8adef81a9efc85e9593">RCC_CFGR_MOC2PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  146</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ab0cb8c74eaee6177e695323d52804974">RCC_CFGR_MOC2PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  147</span> </div>
<div class="line"><span class="lineno">  148</span><span class="preprocessor">    #elif MCO2PRE == DivisionBy5</span></div>
<div class="line"><span class="lineno">  149</span> </div>
<div class="line"><span class="lineno">  150</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a4e5d3abf408a5b0e0764e7495dbdf25c">RCC_CFGR_MOC2PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  151</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1798d37349f0c8adef81a9efc85e9593">RCC_CFGR_MOC2PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  152</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ab0cb8c74eaee6177e695323d52804974">RCC_CFGR_MOC2PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  153</span> </div>
<div class="line"><span class="lineno">  154</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  155</span> </div>
<div class="line"><span class="lineno">  156</span> </div>
<div class="line"><span class="lineno">  157</span>    <span class="comment">// MCO1 selection:</span></div>
<div class="line"><span class="lineno">  158</span><span class="preprocessor">    #if MCO1 == HSI</span></div>
<div class="line"><span class="lineno">  159</span> </div>
<div class="line"><span class="lineno">  160</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a94db33680ee6faaedf3f94ac5b4006fe">RCC_CFGR_MOC1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  161</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a7ffaee719233844047b403ef31c457b3">RCC_CFGR_MOC1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  162</span> </div>
<div class="line"><span class="lineno">  163</span><span class="preprocessor">    #elif MCO1 == LSE</span></div>
<div class="line"><span class="lineno">  164</span> </div>
<div class="line"><span class="lineno">  165</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a94db33680ee6faaedf3f94ac5b4006fe">RCC_CFGR_MOC1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  166</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a7ffaee719233844047b403ef31c457b3">RCC_CFGR_MOC1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  167</span> </div>
<div class="line"><span class="lineno">  168</span><span class="preprocessor">    #elif MCO1 == HSE</span></div>
<div class="line"><span class="lineno">  169</span> </div>
<div class="line"><span class="lineno">  170</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a94db33680ee6faaedf3f94ac5b4006fe">RCC_CFGR_MOC1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  171</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a7ffaee719233844047b403ef31c457b3">RCC_CFGR_MOC1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  172</span> </div>
<div class="line"><span class="lineno">  173</span><span class="preprocessor">    #elif MCO1 == PLLCLK</span></div>
<div class="line"><span class="lineno">  174</span> </div>
<div class="line"><span class="lineno">  175</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a94db33680ee6faaedf3f94ac5b4006fe">RCC_CFGR_MOC1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  176</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a7ffaee719233844047b403ef31c457b3">RCC_CFGR_MOC1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  177</span> </div>
<div class="line"><span class="lineno">  178</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  179</span> </div>
<div class="line"><span class="lineno">  180</span> </div>
<div class="line"><span class="lineno">  181</span>    <span class="comment">// MCO1 prescaler:</span></div>
<div class="line"><span class="lineno">  182</span><span class="preprocessor">    #if MCO1PRE == NoDivision</span></div>
<div class="line"><span class="lineno">  183</span> </div>
<div class="line"><span class="lineno">  184</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8d277f007bf4b140b51c0cc6cc32679d">RCC_CFGR_MOC1PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  185</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad2045633ec191231a741910e3b6641ab">RCC_CFGR_MOC1PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  186</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a748f9e0cbb789185f60da10ffb8394c1">RCC_CFGR_MOC1PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  187</span> </div>
<div class="line"><span class="lineno">  188</span><span class="preprocessor">    #elif MCO1PRE == DivisionBy2</span></div>
<div class="line"><span class="lineno">  189</span> </div>
<div class="line"><span class="lineno">  190</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8d277f007bf4b140b51c0cc6cc32679d">RCC_CFGR_MOC1PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  191</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad2045633ec191231a741910e3b6641ab">RCC_CFGR_MOC1PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  192</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a748f9e0cbb789185f60da10ffb8394c1">RCC_CFGR_MOC1PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  193</span> </div>
<div class="line"><span class="lineno">  194</span><span class="preprocessor">    #elif MCO1PRE == DivisionBy3</span></div>
<div class="line"><span class="lineno">  195</span> </div>
<div class="line"><span class="lineno">  196</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8d277f007bf4b140b51c0cc6cc32679d">RCC_CFGR_MOC1PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  197</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad2045633ec191231a741910e3b6641ab">RCC_CFGR_MOC1PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  198</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a748f9e0cbb789185f60da10ffb8394c1">RCC_CFGR_MOC1PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  199</span> </div>
<div class="line"><span class="lineno">  200</span><span class="preprocessor">    #elif MCO1PRE == DivisionBy4</span></div>
<div class="line"><span class="lineno">  201</span> </div>
<div class="line"><span class="lineno">  202</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8d277f007bf4b140b51c0cc6cc32679d">RCC_CFGR_MOC1PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  203</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad2045633ec191231a741910e3b6641ab">RCC_CFGR_MOC1PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  204</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a748f9e0cbb789185f60da10ffb8394c1">RCC_CFGR_MOC1PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  205</span> </div>
<div class="line"><span class="lineno">  206</span><span class="preprocessor">    #elif MCO1PRE == DivisionBy5</span></div>
<div class="line"><span class="lineno">  207</span> </div>
<div class="line"><span class="lineno">  208</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8d277f007bf4b140b51c0cc6cc32679d">RCC_CFGR_MOC1PRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  209</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#ad2045633ec191231a741910e3b6641ab">RCC_CFGR_MOC1PRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  210</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a748f9e0cbb789185f60da10ffb8394c1">RCC_CFGR_MOC1PRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  211</span> </div>
<div class="line"><span class="lineno">  212</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  213</span> </div>
<div class="line"><span class="lineno">  214</span> </div>
<div class="line"><span class="lineno">  215</span>    <span class="comment">// AHB prescalers:</span></div>
<div class="line"><span class="lineno">  216</span><span class="preprocessor">    #if HPRE == NoDivision</span></div>
<div class="line"><span class="lineno">  217</span> </div>
<div class="line"><span class="lineno">  218</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  219</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  220</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  221</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  222</span> </div>
<div class="line"><span class="lineno">  223</span><span class="preprocessor">    #elif HPRE == SYSCLKby2</span></div>
<div class="line"><span class="lineno">  224</span> </div>
<div class="line"><span class="lineno">  225</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  226</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  227</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  228</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  229</span> </div>
<div class="line"><span class="lineno">  230</span><span class="preprocessor">    #elif HPRE == SYSCLKby4</span></div>
<div class="line"><span class="lineno">  231</span> </div>
<div class="line"><span class="lineno">  232</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  233</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  234</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  235</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  236</span> </div>
<div class="line"><span class="lineno">  237</span><span class="preprocessor">    #elif HPRE == SYSCLKby8</span></div>
<div class="line"><span class="lineno">  238</span> </div>
<div class="line"><span class="lineno">  239</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  240</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  241</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  242</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  243</span> </div>
<div class="line"><span class="lineno">  244</span><span class="preprocessor">    #elif HPRE == SYSCLKby16</span></div>
<div class="line"><span class="lineno">  245</span> </div>
<div class="line"><span class="lineno">  246</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  247</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  248</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  249</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  250</span> </div>
<div class="line"><span class="lineno">  251</span><span class="preprocessor">    #elif HPRE == SYSCLKby64</span></div>
<div class="line"><span class="lineno">  252</span> </div>
<div class="line"><span class="lineno">  253</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  254</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  255</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  256</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  257</span> </div>
<div class="line"><span class="lineno">  258</span><span class="preprocessor">    #elif HPRE == SYSCLKby128</span></div>
<div class="line"><span class="lineno">  259</span> </div>
<div class="line"><span class="lineno">  260</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  261</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  262</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  263</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  264</span> </div>
<div class="line"><span class="lineno">  265</span><span class="preprocessor">    #elif HPRE == SYSCLKby256</span></div>
<div class="line"><span class="lineno">  266</span> </div>
<div class="line"><span class="lineno">  267</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  268</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  269</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  270</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  271</span> </div>
<div class="line"><span class="lineno">  272</span><span class="preprocessor">    #elif HPRE == SYSCLKby512</span></div>
<div class="line"><span class="lineno">  273</span> </div>
<div class="line"><span class="lineno">  274</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a> ) ;</div>
<div class="line"><span class="lineno">  275</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a> ) ;</div>
<div class="line"><span class="lineno">  276</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a> ) ;</div>
<div class="line"><span class="lineno">  277</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a> ) ;</div>
<div class="line"><span class="lineno">  278</span> </div>
<div class="line"><span class="lineno">  279</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  280</span> </div>
<div class="line"><span class="lineno">  281</span> </div>
<div class="line"><span class="lineno">  282</span>    <span class="comment">// APB1 prescalers:</span></div>
<div class="line"><span class="lineno">  283</span><span class="preprocessor">    #if PPRE1 == NoDivision</span></div>
<div class="line"><span class="lineno">  284</span> </div>
<div class="line"><span class="lineno">  285</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a231274f29657e327a68af0b2ed345ee1">RCC_CFGR_PPRE1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  286</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a527bd9f6be8355ad5a81d817c4b35a3b">RCC_CFGR_PPRE1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  287</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a85c79b6b817ae9dace1c16d011b368ad">RCC_CFGR_PPRE1_b2</a> ) ;</div>
<div class="line"><span class="lineno">  288</span> </div>
<div class="line"><span class="lineno">  289</span><span class="preprocessor">    #elif PPRE1 == AHBby2</span></div>
<div class="line"><span class="lineno">  290</span> </div>
<div class="line"><span class="lineno">  291</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a231274f29657e327a68af0b2ed345ee1">RCC_CFGR_PPRE1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  292</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a527bd9f6be8355ad5a81d817c4b35a3b">RCC_CFGR_PPRE1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  293</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a85c79b6b817ae9dace1c16d011b368ad">RCC_CFGR_PPRE1_b2</a> ) ;</div>
<div class="line"><span class="lineno">  294</span> </div>
<div class="line"><span class="lineno">  295</span><span class="preprocessor">    #elif PPRE1 == AHBby4</span></div>
<div class="line"><span class="lineno">  296</span> </div>
<div class="line"><span class="lineno">  297</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a231274f29657e327a68af0b2ed345ee1">RCC_CFGR_PPRE1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  298</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a527bd9f6be8355ad5a81d817c4b35a3b">RCC_CFGR_PPRE1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  299</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a85c79b6b817ae9dace1c16d011b368ad">RCC_CFGR_PPRE1_b2</a> ) ;</div>
<div class="line"><span class="lineno">  300</span> </div>
<div class="line"><span class="lineno">  301</span><span class="preprocessor">    #elif PPRE1 == AHBby8</span></div>
<div class="line"><span class="lineno">  302</span> </div>
<div class="line"><span class="lineno">  303</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a231274f29657e327a68af0b2ed345ee1">RCC_CFGR_PPRE1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  304</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a527bd9f6be8355ad5a81d817c4b35a3b">RCC_CFGR_PPRE1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  305</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a85c79b6b817ae9dace1c16d011b368ad">RCC_CFGR_PPRE1_b2</a> ) ;</div>
<div class="line"><span class="lineno">  306</span> </div>
<div class="line"><span class="lineno">  307</span><span class="preprocessor">    #elif PPRE1 == AHBby16</span></div>
<div class="line"><span class="lineno">  308</span> </div>
<div class="line"><span class="lineno">  309</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a231274f29657e327a68af0b2ed345ee1">RCC_CFGR_PPRE1_b0</a> ) ;</div>
<div class="line"><span class="lineno">  310</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a527bd9f6be8355ad5a81d817c4b35a3b">RCC_CFGR_PPRE1_b1</a> ) ;</div>
<div class="line"><span class="lineno">  311</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#a85c79b6b817ae9dace1c16d011b368ad">RCC_CFGR_PPRE1_b2</a> ) ;</div>
<div class="line"><span class="lineno">  312</span> </div>
<div class="line"><span class="lineno">  313</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  314</span> </div>
<div class="line"><span class="lineno">  315</span>    <span class="comment">// APB2 prescalers:</span></div>
<div class="line"><span class="lineno">  316</span><span class="preprocessor">    #if PPRE2 == NoDivision</span></div>
<div class="line"><span class="lineno">  317</span> </div>
<div class="line"><span class="lineno">  318</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#addf707d0e9e0b3f83b816c9b69ca5e11">RCC_CFGR_PPRE2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  319</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af28cd86dc06547782817443af59ff7b3">RCC_CFGR_PPRE2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  320</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af21d36388ae67c3413cdb5db3655e60f">RCC_CFGR_PPRE2_b2</a> ) ;</div>
<div class="line"><span class="lineno">  321</span> </div>
<div class="line"><span class="lineno">  322</span><span class="preprocessor">    #elif PPRE2 == AHBby2</span></div>
<div class="line"><span class="lineno">  323</span> </div>
<div class="line"><span class="lineno">  324</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#addf707d0e9e0b3f83b816c9b69ca5e11">RCC_CFGR_PPRE2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  325</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af28cd86dc06547782817443af59ff7b3">RCC_CFGR_PPRE2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  326</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af21d36388ae67c3413cdb5db3655e60f">RCC_CFGR_PPRE2_b2</a> ) ;</div>
<div class="line"><span class="lineno">  327</span> </div>
<div class="line"><span class="lineno">  328</span><span class="preprocessor">    #elif PPRE2 == AHBby4</span></div>
<div class="line"><span class="lineno">  329</span> </div>
<div class="line"><span class="lineno">  330</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#addf707d0e9e0b3f83b816c9b69ca5e11">RCC_CFGR_PPRE2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  331</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af28cd86dc06547782817443af59ff7b3">RCC_CFGR_PPRE2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  332</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af21d36388ae67c3413cdb5db3655e60f">RCC_CFGR_PPRE2_b2</a> ) ;</div>
<div class="line"><span class="lineno">  333</span> </div>
<div class="line"><span class="lineno">  334</span><span class="preprocessor">    #elif PPRE2 == AHBby8</span></div>
<div class="line"><span class="lineno">  335</span> </div>
<div class="line"><span class="lineno">  336</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#addf707d0e9e0b3f83b816c9b69ca5e11">RCC_CFGR_PPRE2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  337</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af28cd86dc06547782817443af59ff7b3">RCC_CFGR_PPRE2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  338</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af21d36388ae67c3413cdb5db3655e60f">RCC_CFGR_PPRE2_b2</a> ) ;</div>
<div class="line"><span class="lineno">  339</span> </div>
<div class="line"><span class="lineno">  340</span><span class="preprocessor">    #elif PPRE2 == AHBby16</span></div>
<div class="line"><span class="lineno">  341</span> </div>
<div class="line"><span class="lineno">  342</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#addf707d0e9e0b3f83b816c9b69ca5e11">RCC_CFGR_PPRE2_b0</a> ) ;</div>
<div class="line"><span class="lineno">  343</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af28cd86dc06547782817443af59ff7b3">RCC_CFGR_PPRE2_b1</a> ) ;</div>
<div class="line"><span class="lineno">  344</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af21d36388ae67c3413cdb5db3655e60f">RCC_CFGR_PPRE2_b2</a> ) ;</div>
<div class="line"><span class="lineno">  345</span> </div>
<div class="line"><span class="lineno">  346</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  347</span> </div>
<div class="line"><span class="lineno">  348</span> </div>
<div class="line"><span class="lineno">  349</span>    <span class="comment">// PLL configurations:</span></div>
<div class="line"><span class="lineno">  350</span> </div>
<div class="line"><span class="lineno">  351</span> </div>
<div class="line"><span class="lineno">  352</span> </div>
<div class="line"><span class="lineno">  353</span>    <span class="comment">// Enable the selected CLK (HSI ON/HSE ON/PLL ON): //</span></div>
<div class="line"><span class="lineno">  354</span>    <span class="comment">// HSE (ON/OFF).</span></div>
<div class="line"><span class="lineno">  355</span><span class="preprocessor">    #if HSE_EN == ENABLE</span></div>
<div class="line"><span class="lineno">  356</span> </div>
<div class="line"><span class="lineno">  357</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> ) ;</div>
<div class="line"><span class="lineno">  358</span> </div>
<div class="line"><span class="lineno">  359</span><span class="preprocessor">    #elif HSE_EN == DISABLE</span></div>
<div class="line"><span class="lineno">  360</span> </div>
<div class="line"><span class="lineno">  361</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> ) ;</div>
<div class="line"><span class="lineno">  362</span> </div>
<div class="line"><span class="lineno">  363</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  364</span> </div>
<div class="line"><span class="lineno">  365</span> </div>
<div class="line"><span class="lineno">  366</span>    <span class="comment">// HSI (ON/OFF).</span></div>
<div class="line"><span class="lineno">  367</span><span class="preprocessor">    #if HSI_EN == ENABLE</span></div>
<div class="line"><span class="lineno">  368</span> </div>
<div class="line"><span class="lineno">  369</span>        <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> ) ;</div>
<div class="line"><span class="lineno">  370</span> </div>
<div class="line"><span class="lineno">  371</span><span class="preprocessor">    #elif HSI_EN == DISABLE</span></div>
<div class="line"><span class="lineno">  372</span> </div>
<div class="line"><span class="lineno">  373</span>        <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="_m_r_c_c__private_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> ) ;</div>
<div class="line"><span class="lineno">  374</span> </div>
<div class="line"><span class="lineno">  375</span><span class="preprocessor">    #endif</span></div>
<div class="line"><span class="lineno">  376</span> </div>
<div class="line"><span class="lineno">  377</span>}</div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a13f86bda561141bd25f9fa46a1408459"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a13f86bda561141bd25f9fa46a1408459">RCC_CFGR_SW_b1</a></div><div class="ttdeci">#define RCC_CFGR_SW_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00290">MRCC_private.h:290</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a1798d37349f0c8adef81a9efc85e9593"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a1798d37349f0c8adef81a9efc85e9593">RCC_CFGR_MOC2PRE_b1</a></div><div class="ttdeci">#define RCC_CFGR_MOC2PRE_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00264">MRCC_private.h:264</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a1f9d3b36e7f260e735942d224b9c2162"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a1f9d3b36e7f260e735942d224b9c2162">RCC_CFGR_HPRE_b2</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_b2</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00285">MRCC_private.h:285</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a231274f29657e327a68af0b2ed345ee1"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a231274f29657e327a68af0b2ed345ee1">RCC_CFGR_PPRE1_b0</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00280">MRCC_private.h:280</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a3ccb8964b640530f1080f9ea549d8133"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a></div><div class="ttdeci">#define RCC_CR_PLLI2SON</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00226">MRCC_private.h:226</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a4e5d3abf408a5b0e0764e7495dbdf25c"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a4e5d3abf408a5b0e0764e7495dbdf25c">RCC_CFGR_MOC2PRE_b0</a></div><div class="ttdeci">#define RCC_CFGR_MOC2PRE_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00263">MRCC_private.h:263</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a4ec762be98659ce934895414435959d4"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a4ec762be98659ce934895414435959d4">RCC_CFGR_SW_b0</a></div><div class="ttdeci">#define RCC_CFGR_SW_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00289">MRCC_private.h:289</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a527bd9f6be8355ad5a81d817c4b35a3b"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a527bd9f6be8355ad5a81d817c4b35a3b">RCC_CFGR_PPRE1_b1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00281">MRCC_private.h:281</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a55a7dc20977c92c7d48f48992b6af17e"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a55a7dc20977c92c7d48f48992b6af17e">RCC_CFGR_MOC2_b1</a></div><div class="ttdeci">#define RCC_CFGR_MOC2_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00262">MRCC_private.h:262</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a748f9e0cbb789185f60da10ffb8394c1"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a748f9e0cbb789185f60da10ffb8394c1">RCC_CFGR_MOC1PRE_b2</a></div><div class="ttdeci">#define RCC_CFGR_MOC1PRE_b2</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00268">MRCC_private.h:268</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a7ffaee719233844047b403ef31c457b3"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a7ffaee719233844047b403ef31c457b3">RCC_CFGR_MOC1_b1</a></div><div class="ttdeci">#define RCC_CFGR_MOC1_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00271">MRCC_private.h:271</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a85c79b6b817ae9dace1c16d011b368ad"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a85c79b6b817ae9dace1c16d011b368ad">RCC_CFGR_PPRE1_b2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_b2</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00282">MRCC_private.h:282</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a8d277f007bf4b140b51c0cc6cc32679d"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a8d277f007bf4b140b51c0cc6cc32679d">RCC_CFGR_MOC1PRE_b0</a></div><div class="ttdeci">#define RCC_CFGR_MOC1PRE_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00266">MRCC_private.h:266</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a8e8e7008ec556b2d64e1c819f62d1b87"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a8e8e7008ec556b2d64e1c819f62d1b87">RCC_CFGR_HPRE_b3</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_b3</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00286">MRCC_private.h:286</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_a94db33680ee6faaedf3f94ac5b4006fe"><div class="ttname"><a href="_m_r_c_c__private_8h.html#a94db33680ee6faaedf3f94ac5b4006fe">RCC_CFGR_MOC1_b0</a></div><div class="ttdeci">#define RCC_CFGR_MOC1_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00270">MRCC_private.h:270</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_aa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="_m_r_c_c__private_8h.html#aa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00230">MRCC_private.h:230</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_ab0cb8c74eaee6177e695323d52804974"><div class="ttname"><a href="_m_r_c_c__private_8h.html#ab0cb8c74eaee6177e695323d52804974">RCC_CFGR_MOC2PRE_b2</a></div><div class="ttdeci">#define RCC_CFGR_MOC2PRE_b2</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00265">MRCC_private.h:265</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_abdd6ead3810ccf81dca767f68650d4b6"><div class="ttname"><a href="_m_r_c_c__private_8h.html#abdd6ead3810ccf81dca767f68650d4b6">RCC_CFGR_HPRE_b1</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00284">MRCC_private.h:284</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_ac40f34015b075e6101d6e7e87fdea405"><div class="ttname"><a href="_m_r_c_c__private_8h.html#ac40f34015b075e6101d6e7e87fdea405">RCC_CFGR_MOC2_b0</a></div><div class="ttdeci">#define RCC_CFGR_MOC2_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00261">MRCC_private.h:261</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_acc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="_m_r_c_c__private_8h.html#acc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00229">MRCC_private.h:229</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_ad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="_m_r_c_c__private_8h.html#ad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00228">MRCC_private.h:228</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_ad2045633ec191231a741910e3b6641ab"><div class="ttname"><a href="_m_r_c_c__private_8h.html#ad2045633ec191231a741910e3b6641ab">RCC_CFGR_MOC1PRE_b1</a></div><div class="ttdeci">#define RCC_CFGR_MOC1PRE_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00267">MRCC_private.h:267</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_adb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="_m_r_c_c__private_8h.html#adb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00232">MRCC_private.h:232</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_addf707d0e9e0b3f83b816c9b69ca5e11"><div class="ttname"><a href="_m_r_c_c__private_8h.html#addf707d0e9e0b3f83b816c9b69ca5e11">RCC_CFGR_PPRE2_b0</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00277">MRCC_private.h:277</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_aeb262b9f8f18f70b1d7104d63b19ed58"><div class="ttname"><a href="_m_r_c_c__private_8h.html#aeb262b9f8f18f70b1d7104d63b19ed58">RCC_CFGR_HPRE_b0</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_b0</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00283">MRCC_private.h:283</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_af21d36388ae67c3413cdb5db3655e60f"><div class="ttname"><a href="_m_r_c_c__private_8h.html#af21d36388ae67c3413cdb5db3655e60f">RCC_CFGR_PPRE2_b2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_b2</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00279">MRCC_private.h:279</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_af28cd86dc06547782817443af59ff7b3"><div class="ttname"><a href="_m_r_c_c__private_8h.html#af28cd86dc06547782817443af59ff7b3">RCC_CFGR_PPRE2_b1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_b1</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00278">MRCC_private.h:278</a></div></div>
<div class="ttc" id="a_m_r_c_c__private_8h_html_af4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="_m_r_c_c__private_8h.html#af4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__private_8h_source.html#l00234">MRCC_private.h:234</a></div></div>
<div class="ttc" id="agroup__bitmath_html_ga6ec8b9eaa50956e59aedcd2c050298d3"><div class="ttname"><a href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(Reg, bitnum)</div><div class="ttdef"><b>Definition:</b> <a href="_l_s_t_d___b_i_t_m_a_t_h_8h_source.html#l00023">LSTD_BITMATH.h:23</a></div></div>
<div class="ttc" id="agroup__bitmath_html_gaf19b6fac717c58884e62ee37a2e89786"><div class="ttname"><a href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a></div><div class="ttdeci">#define CLR_BIT(Reg, bitnum)</div><div class="ttdef"><b>Definition:</b> <a href="_l_s_t_d___b_i_t_m_a_t_h_8h_source.html#l00030">LSTD_BITMATH.h:30</a></div></div>
<div class="ttc" id="agroup__vector__table_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdoc">RCC global interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="_n_v_i_c__interface_8h_source.html#l00404">NVIC_interface.h:404</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="_l_s_t_d___b_i_t_m_a_t_h_8h_source.html#l00030">CLR_BIT</a>, <a class="el" href="_n_v_i_c__interface_8h_source.html#l00404">RCC</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00283">RCC_CFGR_HPRE_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00284">RCC_CFGR_HPRE_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00285">RCC_CFGR_HPRE_b2</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00286">RCC_CFGR_HPRE_b3</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00270">RCC_CFGR_MOC1_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00271">RCC_CFGR_MOC1_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00266">RCC_CFGR_MOC1PRE_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00267">RCC_CFGR_MOC1PRE_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00268">RCC_CFGR_MOC1PRE_b2</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00261">RCC_CFGR_MOC2_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00262">RCC_CFGR_MOC2_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00263">RCC_CFGR_MOC2PRE_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00264">RCC_CFGR_MOC2PRE_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00265">RCC_CFGR_MOC2PRE_b2</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00280">RCC_CFGR_PPRE1_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00281">RCC_CFGR_PPRE1_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00282">RCC_CFGR_PPRE1_b2</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00277">RCC_CFGR_PPRE2_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00278">RCC_CFGR_PPRE2_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00279">RCC_CFGR_PPRE2_b2</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00289">RCC_CFGR_SW_b0</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00290">RCC_CFGR_SW_b1</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00229">RCC_CR_CSSON</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00230">RCC_CR_HSEBYP</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00232">RCC_CR_HSEON</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00234">RCC_CR_HSION</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00226">RCC_CR_PLLI2SON</a>, <a class="el" href="_m_r_c_c__private_8h_source.html#l00228">RCC_CR_PLLON</a>, and <a class="el" href="_l_s_t_d___b_i_t_m_a_t_h_8h_source.html#l00023">SET_BIT</a>.</p>

</div>
</div>
<a id="adf4049d31c5859572e821de89f05d6df" name="adf4049d31c5859572e821de89f05d6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4049d31c5859572e821de89f05d6df">&#9670;&#160;</a></span>MRCC_vEnablePeriphralCLK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MRCC_vEnablePeriphralCLK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td>
          <td class="paramname"><em>A_u32BusID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td>
          <td class="paramname"><em>A_u32PeriphralID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enabling the CLK on a specific Peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">Bus</td><td>ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">Peripheral</td><td>ID. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void. </dd></dl>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__program_8c_source.html#l00382">382</a> of file <a class="el" href="_m_r_c_c__program_8c_source.html">MRCC_program.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  383</span>{</div>
<div class="line"><span class="lineno">  384</span> </div>
<div class="line"><span class="lineno">  385</span>    <span class="keywordflow">switch</span>( A_u32BusID )</div>
<div class="line"><span class="lineno">  386</span>    {</div>
<div class="line"><span class="lineno">  387</span> </div>
<div class="line"><span class="lineno">  388</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#gaefd73ec71a770d3b37f9bc0ea55ad130">RCC_AHB1</a> :</div>
<div class="line"><span class="lineno">  389</span> </div>
<div class="line"><span class="lineno">  390</span>            <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  391</span> </div>
<div class="line"><span class="lineno">  392</span>        break ;</div>
<div class="line"><span class="lineno">  393</span> </div>
<div class="line"><span class="lineno">  394</span> </div>
<div class="line"><span class="lineno">  395</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#gaa933a7465c80c134626f66bdbe7a87ee">RCC_AHB2</a> :</div>
<div class="line"><span class="lineno">  396</span> </div>
<div class="line"><span class="lineno">  397</span>            <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  398</span> </div>
<div class="line"><span class="lineno">  399</span> </div>
<div class="line"><span class="lineno">  400</span>        break ;</div>
<div class="line"><span class="lineno">  401</span> </div>
<div class="line"><span class="lineno">  402</span> </div>
<div class="line"><span class="lineno">  403</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#ga138c4bafb268d42acaee8cd78a77bb76">RCC_APB1</a> :</div>
<div class="line"><span class="lineno">  404</span> </div>
<div class="line"><span class="lineno">  405</span>            <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  406</span> </div>
<div class="line"><span class="lineno">  407</span>        break ;</div>
<div class="line"><span class="lineno">  408</span> </div>
<div class="line"><span class="lineno">  409</span> </div>
<div class="line"><span class="lineno">  410</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#ga87b37ab3b0024e2cdf8d4e0cbe1febdd">RCC_APB2</a> :</div>
<div class="line"><span class="lineno">  411</span> </div>
<div class="line"><span class="lineno">  412</span>            <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  413</span> </div>
<div class="line"><span class="lineno">  414</span>        break ;</div>
<div class="line"><span class="lineno">  415</span> </div>
<div class="line"><span class="lineno">  416</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#ga840cfbe16cf7de99465d760b34bd9911">RCC_AHB1LPENR</a>:</div>
<div class="line"><span class="lineno">  417</span> </div>
<div class="line"><span class="lineno">  418</span>            <a class="code hl_define" href="group__bitmath.html#ga6ec8b9eaa50956e59aedcd2c050298d3">SET_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  419</span> </div>
<div class="line"><span class="lineno">  420</span>        break ;</div>
<div class="line"><span class="lineno">  421</span> </div>
<div class="line"><span class="lineno">  422</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  423</span> </div>
<div class="line"><span class="lineno">  424</span>            <span class="comment">// Error wrong Bus ID</span></div>
<div class="line"><span class="lineno">  425</span> </div>
<div class="line"><span class="lineno">  426</span>        break ;</div>
<div class="line"><span class="lineno">  427</span> </div>
<div class="line"><span class="lineno">  428</span>    }</div>
<div class="line"><span class="lineno">  429</span> </div>
<div class="line"><span class="lineno">  430</span>}</div>
<div class="ttc" id="agroup___bus_html_ga138c4bafb268d42acaee8cd78a77bb76"><div class="ttname"><a href="group___bus.html#ga138c4bafb268d42acaee8cd78a77bb76">RCC_APB1</a></div><div class="ttdeci">#define RCC_APB1</div><div class="ttdoc">APB1 Bus.</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__interface_8h_source.html#l00072">MRCC_interface.h:72</a></div></div>
<div class="ttc" id="agroup___bus_html_ga840cfbe16cf7de99465d760b34bd9911"><div class="ttname"><a href="group___bus.html#ga840cfbe16cf7de99465d760b34bd9911">RCC_AHB1LPENR</a></div><div class="ttdeci">#define RCC_AHB1LPENR</div><div class="ttdoc">peripheral clock enable in low power mode register</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__interface_8h_source.html#l00086">MRCC_interface.h:86</a></div></div>
<div class="ttc" id="agroup___bus_html_ga87b37ab3b0024e2cdf8d4e0cbe1febdd"><div class="ttname"><a href="group___bus.html#ga87b37ab3b0024e2cdf8d4e0cbe1febdd">RCC_APB2</a></div><div class="ttdeci">#define RCC_APB2</div><div class="ttdoc">APB2 Bus.</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__interface_8h_source.html#l00079">MRCC_interface.h:79</a></div></div>
<div class="ttc" id="agroup___bus_html_gaa933a7465c80c134626f66bdbe7a87ee"><div class="ttname"><a href="group___bus.html#gaa933a7465c80c134626f66bdbe7a87ee">RCC_AHB2</a></div><div class="ttdeci">#define RCC_AHB2</div><div class="ttdoc">AHB2 Bus.</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__interface_8h_source.html#l00065">MRCC_interface.h:65</a></div></div>
<div class="ttc" id="agroup___bus_html_gaefd73ec71a770d3b37f9bc0ea55ad130"><div class="ttname"><a href="group___bus.html#gaefd73ec71a770d3b37f9bc0ea55ad130">RCC_AHB1</a></div><div class="ttdeci">#define RCC_AHB1</div><div class="ttdoc">AHB1 Bus.</div><div class="ttdef"><b>Definition:</b> <a href="_m_r_c_c__interface_8h_source.html#l00058">MRCC_interface.h:58</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="_n_v_i_c__interface_8h_source.html#l00404">RCC</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00058">RCC_AHB1</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00086">RCC_AHB1LPENR</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00065">RCC_AHB2</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00072">RCC_APB1</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00079">RCC_APB2</a>, and <a class="el" href="_l_s_t_d___b_i_t_m_a_t_h_8h_source.html#l00023">SET_BIT</a>.</p>

</div>
</div>
<a id="aae7b5bdf39efe155a97b93841422cce5" name="aae7b5bdf39efe155a97b93841422cce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7b5bdf39efe155a97b93841422cce5">&#9670;&#160;</a></span>MRCC_vDisablePeriphralCLK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MRCC_vDisablePeriphralCLK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td>
          <td class="paramname"><em>A_u32BusID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td>
          <td class="paramname"><em>A_u32PeriphralID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disabling the CLK on a specific Peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">Bus</td><td>ID. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">Peripheral</td><td>ID. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>void. </dd></dl>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__program_8c_source.html#l00435">435</a> of file <a class="el" href="_m_r_c_c__program_8c_source.html">MRCC_program.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  436</span>{</div>
<div class="line"><span class="lineno">  437</span> </div>
<div class="line"><span class="lineno">  438</span>    <span class="keywordflow">switch</span>( A_u32BusID )</div>
<div class="line"><span class="lineno">  439</span>    {</div>
<div class="line"><span class="lineno">  440</span> </div>
<div class="line"><span class="lineno">  441</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#gaefd73ec71a770d3b37f9bc0ea55ad130">RCC_AHB1</a> :</div>
<div class="line"><span class="lineno">  442</span> </div>
<div class="line"><span class="lineno">  443</span>            <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  444</span> </div>
<div class="line"><span class="lineno">  445</span>        break ;</div>
<div class="line"><span class="lineno">  446</span> </div>
<div class="line"><span class="lineno">  447</span> </div>
<div class="line"><span class="lineno">  448</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#gaa933a7465c80c134626f66bdbe7a87ee">RCC_AHB2</a> :</div>
<div class="line"><span class="lineno">  449</span> </div>
<div class="line"><span class="lineno">  450</span>            <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  451</span> </div>
<div class="line"><span class="lineno">  452</span> </div>
<div class="line"><span class="lineno">  453</span>        break ;</div>
<div class="line"><span class="lineno">  454</span> </div>
<div class="line"><span class="lineno">  455</span> </div>
<div class="line"><span class="lineno">  456</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#ga138c4bafb268d42acaee8cd78a77bb76">RCC_APB1</a> :</div>
<div class="line"><span class="lineno">  457</span> </div>
<div class="line"><span class="lineno">  458</span>            <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  459</span> </div>
<div class="line"><span class="lineno">  460</span>        break ;</div>
<div class="line"><span class="lineno">  461</span> </div>
<div class="line"><span class="lineno">  462</span> </div>
<div class="line"><span class="lineno">  463</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#ga87b37ab3b0024e2cdf8d4e0cbe1febdd">RCC_APB2</a> :</div>
<div class="line"><span class="lineno">  464</span> </div>
<div class="line"><span class="lineno">  465</span>            <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  466</span> </div>
<div class="line"><span class="lineno">  467</span>        break ;</div>
<div class="line"><span class="lineno">  468</span> </div>
<div class="line"><span class="lineno">  469</span> </div>
<div class="line"><span class="lineno">  470</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___bus.html#ga840cfbe16cf7de99465d760b34bd9911">RCC_AHB1LPENR</a>:</div>
<div class="line"><span class="lineno">  471</span> </div>
<div class="line"><span class="lineno">  472</span>            <a class="code hl_define" href="group__bitmath.html#gaf19b6fac717c58884e62ee37a2e89786">CLR_BIT</a>( <a class="code hl_define" href="group__vector__table.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR, A_u32PeriphralID ) ;</div>
<div class="line"><span class="lineno">  473</span> </div>
<div class="line"><span class="lineno">  474</span>        break ;</div>
<div class="line"><span class="lineno">  475</span> </div>
<div class="line"><span class="lineno">  476</span> </div>
<div class="line"><span class="lineno">  477</span>        <span class="keywordflow">default</span>:</div>
<div class="line"><span class="lineno">  478</span> </div>
<div class="line"><span class="lineno">  479</span>            <span class="comment">// Error wrong Bus ID</span></div>
<div class="line"><span class="lineno">  480</span> </div>
<div class="line"><span class="lineno">  481</span>        break ;</div>
<div class="line"><span class="lineno">  482</span> </div>
<div class="line"><span class="lineno">  483</span>    }</div>
<div class="line"><span class="lineno">  484</span> </div>
<div class="line"><span class="lineno">  485</span>}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="_l_s_t_d___b_i_t_m_a_t_h_8h_source.html#l00030">CLR_BIT</a>, <a class="el" href="_n_v_i_c__interface_8h_source.html#l00404">RCC</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00058">RCC_AHB1</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00086">RCC_AHB1LPENR</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00065">RCC_AHB2</a>, <a class="el" href="_m_r_c_c__interface_8h_source.html#l00072">RCC_APB1</a>, and <a class="el" href="_m_r_c_c__interface_8h_source.html#l00079">RCC_APB2</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 8 2022 17:04:48 for ADAS Graduation Project by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
