<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCReduceCRLogicals.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="BlockSplitInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCReduceCRLogicals.cpp.html'>PPCReduceCRLogicals.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===---- PPCReduceCRLogicals.cpp - Reduce CR Bit Logical operations ------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass aims to reduce the number of logical operations on bits in the CR</i></td></tr>
<tr><th id="10">10</th><td><i>// register. These instructions have a fairly high latency and only a single</i></td></tr>
<tr><th id="11">11</th><td><i>// pipeline at their disposal in modern PPC cores. Furthermore, they have a</i></td></tr>
<tr><th id="12">12</th><td><i>// tendency to occur in fairly small blocks where there's little opportunity</i></td></tr>
<tr><th id="13">13</th><td><i>// to hide the latency between the CR logical operation and its user.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===---------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ppc-reduce-cr-ops"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumContainedSingleUseBinOps = {&quot;ppc-reduce-cr-ops&quot;, &quot;NumContainedSingleUseBinOps&quot;, &quot;Number of single-use binary CR logical ops contained in a block&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumContainedSingleUseBinOps" title='NumContainedSingleUseBinOps' data-ref="NumContainedSingleUseBinOps">NumContainedSingleUseBinOps</dfn>,</td></tr>
<tr><th id="34">34</th><td>          <q>"Number of single-use binary CR logical ops contained in a block"</q>);</td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumToSplitBlocks = {&quot;ppc-reduce-cr-ops&quot;, &quot;NumToSplitBlocks&quot;, &quot;Number of binary CR logical ops that can be used to split blocks&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumToSplitBlocks" title='NumToSplitBlocks' data-ref="NumToSplitBlocks">NumToSplitBlocks</dfn>,</td></tr>
<tr><th id="36">36</th><td>          <q>"Number of binary CR logical ops that can be used to split blocks"</q>);</td></tr>
<tr><th id="37">37</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic TotalCRLogicals = {&quot;ppc-reduce-cr-ops&quot;, &quot;TotalCRLogicals&quot;, &quot;Number of CR logical ops.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="TotalCRLogicals" title='TotalCRLogicals' data-ref="TotalCRLogicals">TotalCRLogicals</dfn>, <q>"Number of CR logical ops."</q>);</td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic TotalNullaryCRLogicals = {&quot;ppc-reduce-cr-ops&quot;, &quot;TotalNullaryCRLogicals&quot;, &quot;Number of nullary CR logical ops (CRSET/CRUNSET).&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="TotalNullaryCRLogicals" title='TotalNullaryCRLogicals' data-ref="TotalNullaryCRLogicals">TotalNullaryCRLogicals</dfn>,</td></tr>
<tr><th id="39">39</th><td>          <q>"Number of nullary CR logical ops (CRSET/CRUNSET)."</q>);</td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic TotalUnaryCRLogicals = {&quot;ppc-reduce-cr-ops&quot;, &quot;TotalUnaryCRLogicals&quot;, &quot;Number of unary CR logical ops.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="TotalUnaryCRLogicals" title='TotalUnaryCRLogicals' data-ref="TotalUnaryCRLogicals">TotalUnaryCRLogicals</dfn>, <q>"Number of unary CR logical ops."</q>);</td></tr>
<tr><th id="41">41</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic TotalBinaryCRLogicals = {&quot;ppc-reduce-cr-ops&quot;, &quot;TotalBinaryCRLogicals&quot;, &quot;Number of CR logical ops.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="TotalBinaryCRLogicals" title='TotalBinaryCRLogicals' data-ref="TotalBinaryCRLogicals">TotalBinaryCRLogicals</dfn>, <q>"Number of CR logical ops."</q>);</td></tr>
<tr><th id="42">42</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumBlocksSplitOnBinaryCROp = {&quot;ppc-reduce-cr-ops&quot;, &quot;NumBlocksSplitOnBinaryCROp&quot;, &quot;Number of blocks split on CR binary logical ops.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumBlocksSplitOnBinaryCROp" title='NumBlocksSplitOnBinaryCROp' data-ref="NumBlocksSplitOnBinaryCROp">NumBlocksSplitOnBinaryCROp</dfn>,</td></tr>
<tr><th id="43">43</th><td>          <q>"Number of blocks split on CR binary logical ops."</q>);</td></tr>
<tr><th id="44">44</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNotSplitIdenticalOperands = {&quot;ppc-reduce-cr-ops&quot;, &quot;NumNotSplitIdenticalOperands&quot;, &quot;Number of blocks not split due to operands being identical.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNotSplitIdenticalOperands" title='NumNotSplitIdenticalOperands' data-ref="NumNotSplitIdenticalOperands">NumNotSplitIdenticalOperands</dfn>,</td></tr>
<tr><th id="45">45</th><td>          <q>"Number of blocks not split due to operands being identical."</q>);</td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNotSplitChainCopies = {&quot;ppc-reduce-cr-ops&quot;, &quot;NumNotSplitChainCopies&quot;, &quot;Number of blocks not split due to operands being chained copies.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNotSplitChainCopies" title='NumNotSplitChainCopies' data-ref="NumNotSplitChainCopies">NumNotSplitChainCopies</dfn>,</td></tr>
<tr><th id="47">47</th><td>          <q>"Number of blocks not split due to operands being chained copies."</q>);</td></tr>
<tr><th id="48">48</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNotSplitWrongOpcode = {&quot;ppc-reduce-cr-ops&quot;, &quot;NumNotSplitWrongOpcode&quot;, &quot;Number of blocks not split due to the wrong opcode.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNotSplitWrongOpcode" title='NumNotSplitWrongOpcode' data-ref="NumNotSplitWrongOpcode">NumNotSplitWrongOpcode</dfn>,</td></tr>
<tr><th id="49">49</th><td>          <q>"Number of blocks not split due to the wrong opcode."</q>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// Given a basic block<span class="command"> \p</span> <span class="arg">Successor</span> that potentially contains PHIs, this</i></td></tr>
<tr><th id="52">52</th><td><i class="doc" data-doc="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// function will look for any incoming values in the PHIs that are supposed to</i></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// be coming from<span class="command"> \p</span> <span class="arg">OrigMBB</span> but whose definition is actually in<span class="command"> \p</span> <span class="arg">NewMBB.</span></i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// Any such PHIs will be updated to reflect reality.</i></td></tr>
<tr><th id="55">55</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE" title='updatePHIs' data-type='void updatePHIs(llvm::MachineBasicBlock * Successor, llvm::MachineBasicBlock * OrigMBB, llvm::MachineBasicBlock * NewMBB, llvm::MachineRegisterInfo * MRI)' data-ref="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">updatePHIs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="1Successor" title='Successor' data-type='llvm::MachineBasicBlock *' data-ref="1Successor">Successor</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="2OrigMBB" title='OrigMBB' data-type='llvm::MachineBasicBlock *' data-ref="2OrigMBB">OrigMBB</dfn>,</td></tr>
<tr><th id="56">56</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3NewMBB" title='NewMBB' data-type='llvm::MachineBasicBlock *' data-ref="3NewMBB">NewMBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="4MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="4MRI">MRI</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn> : <a class="local col1 ref" href="#1Successor" title='Successor' data-ref="1Successor">Successor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="58">58</th><td>    <b>if</b> (!<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="59">59</th><td>      <b>continue</b>;</td></tr>
<tr><th id="60">60</th><td>    <i>// This is a really ugly-looking loop, but it was pillaged directly from</i></td></tr>
<tr><th id="61">61</th><td><i>    // MachineBasicBlock::transferSuccessorsAndUpdatePHIs().</i></td></tr>
<tr><th id="62">62</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6i" title='i' data-type='unsigned int' data-ref="6i">i</dfn> = <var>2</var>, <dfn class="local col7 decl" id="7e" title='e' data-type='unsigned int' data-ref="7e">e</dfn> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>1</var>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> != <a class="local col7 ref" href="#7e" title='e' data-ref="7e">e</a>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="63">63</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="8MO">MO</dfn> = <a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>);</td></tr>
<tr><th id="64">64</th><td>      <b>if</b> (<a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col2 ref" href="#2OrigMBB" title='OrigMBB' data-ref="2OrigMBB">OrigMBB</a>) {</td></tr>
<tr><th id="65">65</th><td>        <i>// Check if the instruction is actually defined in NewMBB.</i></td></tr>
<tr><th id="66">66</th><td>        <b>if</b> (<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="67">67</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="9DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="9DefMI">DefMI</dfn> = <a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="68">68</th><td>          <b>if</b> (<a class="local col9 ref" href="#9DefMI" title='DefMI' data-ref="9DefMI">DefMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col3 ref" href="#3NewMBB" title='NewMBB' data-ref="3NewMBB">NewMBB</a> ||</td></tr>
<tr><th id="69">69</th><td>              !<a class="local col2 ref" href="#2OrigMBB" title='OrigMBB' data-ref="2OrigMBB">OrigMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col1 ref" href="#1Successor" title='Successor' data-ref="1Successor">Successor</a>)) {</td></tr>
<tr><th id="70">70</th><td>            <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col3 ref" href="#3NewMBB" title='NewMBB' data-ref="3NewMBB">NewMBB</a>);</td></tr>
<tr><th id="71">71</th><td>            <b>break</b>;</td></tr>
<tr><th id="72">72</th><td>          }</td></tr>
<tr><th id="73">73</th><td>        }</td></tr>
<tr><th id="74">74</th><td>      }</td></tr>
<tr><th id="75">75</th><td>    }</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i class="doc" data-doc="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// Given a basic block<span class="command"> \p</span> <span class="arg">Successor</span> that potentially contains PHIs, this</i></td></tr>
<tr><th id="80">80</th><td><i class="doc" data-doc="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// function will look for PHIs that have an incoming value from<span class="command"> \p</span> <span class="arg">OrigMBB</span></i></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// and will add the same incoming value from<span class="command"> \p</span> <span class="arg">NewMBB.</span></i></td></tr>
<tr><th id="82">82</th><td><i class="doc" data-doc="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">/// NOTE: This should only be used if<span class="command"> \p</span> <span class="arg">NewMBB</span> is an immediate dominator of</i></td></tr>
<tr><th id="83">83</th><td><i class="doc" data-doc="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">///<span class="command"> \p</span> <span class="arg">OrigMBB.</span></i></td></tr>
<tr><th id="84">84</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE" title='addIncomingValuesToPHIs' data-type='void addIncomingValuesToPHIs(llvm::MachineBasicBlock * Successor, llvm::MachineBasicBlock * OrigMBB, llvm::MachineBasicBlock * NewMBB, llvm::MachineRegisterInfo * MRI)' data-ref="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">addIncomingValuesToPHIs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="10Successor" title='Successor' data-type='llvm::MachineBasicBlock *' data-ref="10Successor">Successor</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="11OrigMBB" title='OrigMBB' data-type='llvm::MachineBasicBlock *' data-ref="11OrigMBB">OrigMBB</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12NewMBB" title='NewMBB' data-type='llvm::MachineBasicBlock *' data-ref="12NewMBB">NewMBB</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="13MRI">MRI</dfn>) {</td></tr>
<tr><th id="88">88</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OrigMBB-&gt;isSuccessor(NewMBB) &amp;&amp; &quot;NewMBB must be a successor of OrigMBB&quot;) ? void (0) : __assert_fail (&quot;OrigMBB-&gt;isSuccessor(NewMBB) &amp;&amp; \&quot;NewMBB must be a successor of OrigMBB\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 89, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#11OrigMBB" title='OrigMBB' data-ref="11OrigMBB">OrigMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col2 ref" href="#12NewMBB" title='NewMBB' data-ref="12NewMBB">NewMBB</a>) &amp;&amp;</td></tr>
<tr><th id="89">89</th><td>         <q>"NewMBB must be a successor of OrigMBB"</q>);</td></tr>
<tr><th id="90">90</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn> : <a class="local col0 ref" href="#10Successor" title='Successor' data-ref="10Successor">Successor</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="91">91</th><td>    <b>if</b> (!<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="92">92</th><td>      <b>continue</b>;</td></tr>
<tr><th id="93">93</th><td>    <i>// This is a really ugly-looking loop, but it was pillaged directly from</i></td></tr>
<tr><th id="94">94</th><td><i>    // MachineBasicBlock::transferSuccessorsAndUpdatePHIs().</i></td></tr>
<tr><th id="95">95</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="15i" title='i' data-type='unsigned int' data-ref="15i">i</dfn> = <var>2</var>, <dfn class="local col6 decl" id="16e" title='e' data-type='unsigned int' data-ref="16e">e</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>1</var>; <a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a> != <a class="local col6 ref" href="#16e" title='e' data-ref="16e">e</a>; <a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="96">96</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="17MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="17MO">MO</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a>);</td></tr>
<tr><th id="97">97</th><td>      <b>if</b> (<a class="local col7 ref" href="#17MO" title='MO' data-ref="17MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col1 ref" href="#11OrigMBB" title='OrigMBB' data-ref="11OrigMBB">OrigMBB</a>) {</td></tr>
<tr><th id="98">98</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="18MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="18MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>);</td></tr>
<tr><th id="99">99</th><td>        <a class="local col8 ref" href="#18MIB" title='MIB' data-ref="18MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15i" title='i' data-ref="15i">i</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col2 ref" href="#12NewMBB" title='NewMBB' data-ref="12NewMBB">NewMBB</a>);</td></tr>
<tr><th id="100">100</th><td>        <b>break</b>;</td></tr>
<tr><th id="101">101</th><td>      }</td></tr>
<tr><th id="102">102</th><td>    }</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>struct</b> <dfn class="type def" id="BlockSplitInfo" title='BlockSplitInfo' data-ref="BlockSplitInfo">BlockSplitInfo</dfn> {</td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="BlockSplitInfo::OrigBranch" title='BlockSplitInfo::OrigBranch' data-type='llvm::MachineInstr *' data-ref="BlockSplitInfo::OrigBranch">OrigBranch</dfn>;</td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="BlockSplitInfo::SplitBefore" title='BlockSplitInfo::SplitBefore' data-type='llvm::MachineInstr *' data-ref="BlockSplitInfo::SplitBefore">SplitBefore</dfn>;</td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="BlockSplitInfo::SplitCond" title='BlockSplitInfo::SplitCond' data-type='llvm::MachineInstr *' data-ref="BlockSplitInfo::SplitCond">SplitCond</dfn>;</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="tu decl" id="BlockSplitInfo::InvertNewBranch" title='BlockSplitInfo::InvertNewBranch' data-type='bool' data-ref="BlockSplitInfo::InvertNewBranch">InvertNewBranch</dfn>;</td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <dfn class="tu decl" id="BlockSplitInfo::InvertOrigBranch" title='BlockSplitInfo::InvertOrigBranch' data-type='bool' data-ref="BlockSplitInfo::InvertOrigBranch">InvertOrigBranch</dfn>;</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="tu decl" id="BlockSplitInfo::BranchToFallThrough" title='BlockSplitInfo::BranchToFallThrough' data-type='bool' data-ref="BlockSplitInfo::BranchToFallThrough">BranchToFallThrough</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="tu decl" id="BlockSplitInfo::MBPI" title='BlockSplitInfo::MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="BlockSplitInfo::MBPI">MBPI</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="BlockSplitInfo::MIToDelete" title='BlockSplitInfo::MIToDelete' data-type='llvm::MachineInstr *' data-ref="BlockSplitInfo::MIToDelete">MIToDelete</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="BlockSplitInfo::NewCond" title='BlockSplitInfo::NewCond' data-type='llvm::MachineInstr *' data-ref="BlockSplitInfo::NewCond">NewCond</dfn>;</td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN14BlockSplitInfo18allInstrsInSameMBBEv" title='BlockSplitInfo::allInstrsInSameMBB' data-type='bool BlockSplitInfo::allInstrsInSameMBB()' data-ref="_ZN14BlockSplitInfo18allInstrsInSameMBBEv">allInstrsInSameMBB</dfn>() {</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (!<a class="tu member" href="#BlockSplitInfo::OrigBranch" title='BlockSplitInfo::OrigBranch' data-use='r' data-ref="BlockSplitInfo::OrigBranch">OrigBranch</a> || !<a class="tu member" href="#BlockSplitInfo::SplitBefore" title='BlockSplitInfo::SplitBefore' data-use='r' data-ref="BlockSplitInfo::SplitBefore">SplitBefore</a> || !<a class="tu member" href="#BlockSplitInfo::SplitCond" title='BlockSplitInfo::SplitCond' data-use='r' data-ref="BlockSplitInfo::SplitCond">SplitCond</a>)</td></tr>
<tr><th id="118">118</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="119">119</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="19MBB">MBB</dfn> = <a class="tu member" href="#BlockSplitInfo::OrigBranch" title='BlockSplitInfo::OrigBranch' data-use='r' data-ref="BlockSplitInfo::OrigBranch">OrigBranch</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="tu member" href="#BlockSplitInfo::SplitBefore" title='BlockSplitInfo::SplitBefore' data-use='r' data-ref="BlockSplitInfo::SplitBefore">SplitBefore</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a> || <a class="tu member" href="#BlockSplitInfo::SplitCond" title='BlockSplitInfo::SplitCond' data-use='r' data-ref="BlockSplitInfo::SplitCond">SplitCond</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>)</td></tr>
<tr><th id="121">121</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="122">122</th><td>    <b>if</b> (<a class="tu member" href="#BlockSplitInfo::MIToDelete" title='BlockSplitInfo::MIToDelete' data-use='r' data-ref="BlockSplitInfo::MIToDelete">MIToDelete</a> &amp;&amp; <a class="tu member" href="#BlockSplitInfo::MIToDelete" title='BlockSplitInfo::MIToDelete' data-use='r' data-ref="BlockSplitInfo::MIToDelete">MIToDelete</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>)</td></tr>
<tr><th id="123">123</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="124">124</th><td>    <b>if</b> (<a class="tu member" href="#BlockSplitInfo::NewCond" title='BlockSplitInfo::NewCond' data-use='r' data-ref="BlockSplitInfo::NewCond">NewCond</a> &amp;&amp; <a class="tu member" href="#BlockSplitInfo::NewCond" title='BlockSplitInfo::NewCond' data-use='r' data-ref="BlockSplitInfo::NewCond">NewCond</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB">MBB</a>)</td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>};</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// Splits a MachineBasicBlock to branch before<span class="command"> \p</span> <span class="arg">SplitBefore.</span> The original</i></td></tr>
<tr><th id="131">131</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// branch is<span class="command"> \p</span> <span class="arg">OrigBranch.</span> The target of the new branch can either be the same</i></td></tr>
<tr><th id="132">132</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// as the target of the original branch or the fallthrough successor of the</i></td></tr>
<tr><th id="133">133</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// original block as determined by<span class="command"> \p</span> <span class="arg">BranchToFallThrough.</span> The branch</i></td></tr>
<tr><th id="134">134</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// conditions will be inverted according to<span class="command"> \p</span> <span class="arg">InvertNewBranch</span> and</i></td></tr>
<tr><th id="135">135</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">///<span class="command"> \p</span> <span class="arg">InvertOrigBranch.</span> If an instruction that previously fed the branch is to</i></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// be deleted, it is provided in<span class="command"> \p</span> <span class="arg">MIToDelete</span> and<span class="command"> \p</span> <span class="arg">NewCond</span> will be used as</i></td></tr>
<tr><th id="137">137</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// the branch condition. The branch probabilities will be set if the</i></td></tr>
<tr><th id="138">138</th><td><i class="doc" data-doc="_ZL8splitMBBR14BlockSplitInfo">/// MachineBranchProbabilityInfo isn't null.</i></td></tr>
<tr><th id="139">139</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8splitMBBR14BlockSplitInfo" title='splitMBB' data-type='bool splitMBB(BlockSplitInfo &amp; BSI)' data-ref="_ZL8splitMBBR14BlockSplitInfo">splitMBB</dfn>(<a class="type" href="#BlockSplitInfo" title='BlockSplitInfo' data-ref="BlockSplitInfo">BlockSplitInfo</a> &amp;<dfn class="local col0 decl" id="20BSI" title='BSI' data-type='BlockSplitInfo &amp;' data-ref="20BSI">BSI</dfn>) {</td></tr>
<tr><th id="140">140</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BSI.allInstrsInSameMBB() &amp;&amp; &quot;All instructions must be in the same block.&quot;) ? void (0) : __assert_fail (&quot;BSI.allInstrsInSameMBB() &amp;&amp; \&quot;All instructions must be in the same block.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 141, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#_ZN14BlockSplitInfo18allInstrsInSameMBBEv" title='BlockSplitInfo::allInstrsInSameMBB' data-use='c' data-ref="_ZN14BlockSplitInfo18allInstrsInSameMBBEv">allInstrsInSameMBB</a>() &amp;&amp;</td></tr>
<tr><th id="141">141</th><td>         <q>"All instructions must be in the same block."</q>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21ThisMBB" title='ThisMBB' data-type='llvm::MachineBasicBlock *' data-ref="21ThisMBB">ThisMBB</dfn> = <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::OrigBranch" title='BlockSplitInfo::OrigBranch' data-use='r' data-ref="BlockSplitInfo::OrigBranch">OrigBranch</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="22MF" title='MF' data-type='llvm::MachineFunction *' data-ref="22MF">MF</dfn> = <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="23MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="23MRI">MRI</dfn> = &amp;<a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;isSSA() &amp;&amp; &quot;Can only do this while the function is in SSA form.&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;isSSA() &amp;&amp; \&quot;Can only do this while the function is in SSA form.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; <q>"Can only do this while the function is in SSA form."</q>);</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>) {</td></tr>
<tr><th id="148">148</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Don&apos;t know how to handle blocks that don&apos;t have exactly&quot; &lt;&lt; &quot; two successors.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="149">149</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Don't know how to handle blocks that don't have exactly"</q></td></tr>
<tr><th id="150">150</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" two successors.\n"</q>);</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col4 decl" id="24TII" title='TII' data-type='const llvm::PPCInstrInfo *' data-ref="24TII">TII</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="155">155</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25OrigBROpcode" title='OrigBROpcode' data-type='unsigned int' data-ref="25OrigBROpcode">OrigBROpcode</dfn> = <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::OrigBranch" title='BlockSplitInfo::OrigBranch' data-use='r' data-ref="BlockSplitInfo::OrigBranch">OrigBranch</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="156">156</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26InvertedOpcode" title='InvertedOpcode' data-type='unsigned int' data-ref="26InvertedOpcode">InvertedOpcode</dfn> =</td></tr>
<tr><th id="157">157</th><td>      OrigBROpcode == PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span></td></tr>
<tr><th id="158">158</th><td>          ? PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span></td></tr>
<tr><th id="159">159</th><td>          : OrigBROpcode == PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span></td></tr>
<tr><th id="160">160</th><td>                ? PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span></td></tr>
<tr><th id="161">161</th><td>                : OrigBROpcode == PPC::<span class='error' title="no member named &apos;BCLR&apos; in namespace &apos;llvm::PPC&apos;">BCLR</span> ? PPC::<span class='error' title="no member named &apos;BCLRn&apos; in namespace &apos;llvm::PPC&apos;">BCLRn</span> : PPC::<span class='error' title="no member named &apos;BCLR&apos; in namespace &apos;llvm::PPC&apos;">BCLR</span>;</td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27NewBROpcode" title='NewBROpcode' data-type='unsigned int' data-ref="27NewBROpcode">NewBROpcode</dfn> = BSI.InvertNewBranch ? InvertedOpcode : OrigBROpcode;</td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="28OrigTarget" title='OrigTarget' data-type='llvm::MachineBasicBlock *' data-ref="28OrigTarget">OrigTarget</dfn> = <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::OrigBranch" title='BlockSplitInfo::OrigBranch' data-use='r' data-ref="BlockSplitInfo::OrigBranch">OrigBranch</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="29OrigFallThrough" title='OrigFallThrough' data-type='llvm::MachineBasicBlock *' data-ref="29OrigFallThrough">OrigFallThrough</dfn> = <a class="local col8 ref" href="#28OrigTarget" title='OrigTarget' data-ref="28OrigTarget">OrigTarget</a> == <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()</td></tr>
<tr><th id="165">165</th><td>                                           ? <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11succ_rbeginEv" title='llvm::MachineBasicBlock::succ_rbegin' data-ref="_ZN4llvm17MachineBasicBlock11succ_rbeginEv">succ_rbegin</a>()</td></tr>
<tr><th id="166">166</th><td>                                           : <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>();</td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="30NewBRTarget" title='NewBRTarget' data-type='llvm::MachineBasicBlock *' data-ref="30NewBRTarget">NewBRTarget</dfn> =</td></tr>
<tr><th id="168">168</th><td>      <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::BranchToFallThrough" title='BlockSplitInfo::BranchToFallThrough' data-use='r' data-ref="BlockSplitInfo::BranchToFallThrough">BranchToFallThrough</a> ? <a class="local col9 ref" href="#29OrigFallThrough" title='OrigFallThrough' data-ref="29OrigFallThrough">OrigFallThrough</a> : <a class="local col8 ref" href="#28OrigTarget" title='OrigTarget' data-ref="28OrigTarget">OrigTarget</a>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// It's impossible to know the precise branch probability after the split.</i></td></tr>
<tr><th id="171">171</th><td><i>  // But it still needs to be reasonable, the whole probability to original</i></td></tr>
<tr><th id="172">172</th><td><i>  // targets should not be changed.</i></td></tr>
<tr><th id="173">173</th><td><i>  // After split NewBRTarget will get two incoming edges. Assume P0 is the</i></td></tr>
<tr><th id="174">174</th><td><i>  // original branch probability to NewBRTarget, P1 and P2 are new branch</i></td></tr>
<tr><th id="175">175</th><td><i>  // probabilies to NewBRTarget after split. If the two edge frequencies are</i></td></tr>
<tr><th id="176">176</th><td><i>  // same, then</i></td></tr>
<tr><th id="177">177</th><td><i>  //      F * P1 = F * P0 / 2            ==&gt;  P1 = P0 / 2</i></td></tr>
<tr><th id="178">178</th><td><i>  //      F * (1 - P1) * P2 = F * P1     ==&gt;  P2 = P1 / (1 - P1)</i></td></tr>
<tr><th id="179">179</th><td>  <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ev" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ev"></a><dfn class="local col1 decl" id="31ProbToNewTarget" title='ProbToNewTarget' data-type='llvm::BranchProbability' data-ref="31ProbToNewTarget">ProbToNewTarget</dfn>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ev" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ev"></a><dfn class="local col2 decl" id="32ProbFallThrough" title='ProbFallThrough' data-type='llvm::BranchProbability' data-ref="32ProbFallThrough">ProbFallThrough</dfn>;     <i>// Prob for new Br.</i></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ev" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ev"></a><dfn class="local col3 decl" id="33ProbOrigTarget" title='ProbOrigTarget' data-type='llvm::BranchProbability' data-ref="33ProbOrigTarget">ProbOrigTarget</dfn>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ev" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ev"></a><dfn class="local col4 decl" id="34ProbOrigFallThrough" title='ProbOrigFallThrough' data-type='llvm::BranchProbability' data-ref="34ProbOrigFallThrough">ProbOrigFallThrough</dfn>;  <i>// Prob for orig Br.</i></td></tr>
<tr><th id="181">181</th><td>  <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSERKS0_">=</a> <a class="local col2 ref" href="#32ProbFallThrough" title='ProbFallThrough' data-ref="32ProbFallThrough">ProbFallThrough</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability10getUnknownEv" title='llvm::BranchProbability::getUnknown' data-ref="_ZN4llvm17BranchProbability10getUnknownEv">getUnknown</a>();</td></tr>
<tr><th id="182">182</th><td>  <a class="local col3 ref" href="#33ProbOrigTarget" title='ProbOrigTarget' data-ref="33ProbOrigTarget">ProbOrigTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSERKS0_">=</a> <a class="local col4 ref" href="#34ProbOrigFallThrough" title='ProbOrigFallThrough' data-ref="34ProbOrigFallThrough">ProbOrigFallThrough</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a>::<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbability10getUnknownEv" title='llvm::BranchProbability::getUnknown' data-ref="_ZN4llvm17BranchProbability10getUnknownEv">getUnknown</a>();</td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::MBPI" title='BlockSplitInfo::MBPI' data-use='r' data-ref="BlockSplitInfo::MBPI">MBPI</a>) {</td></tr>
<tr><th id="184">184</th><td>    <b>if</b> (<a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::BranchToFallThrough" title='BlockSplitInfo::BranchToFallThrough' data-use='r' data-ref="BlockSplitInfo::BranchToFallThrough">BranchToFallThrough</a>) {</td></tr>
<tr><th id="185">185</th><td>      <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::MBPI" title='BlockSplitInfo::MBPI' data-use='r' data-ref="BlockSplitInfo::MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>, <a class="local col9 ref" href="#29OrigFallThrough" title='OrigFallThrough' data-ref="29OrigFallThrough">OrigFallThrough</a>) <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitydvEj" title='llvm::BranchProbability::operator/' data-ref="_ZNK4llvm17BranchProbabilitydvEj">/</a> <var>2</var>;</td></tr>
<tr><th id="186">186</th><td>      <a class="local col2 ref" href="#32ProbFallThrough" title='ProbFallThrough' data-ref="32ProbFallThrough">ProbFallThrough</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>();</td></tr>
<tr><th id="187">187</th><td>      <a class="local col4 ref" href="#34ProbOrigFallThrough" title='ProbOrigFallThrough' data-ref="34ProbOrigFallThrough">ProbOrigFallThrough</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitydvES0_" title='llvm::BranchProbability::operator/' data-ref="_ZNK4llvm17BranchProbabilitydvES0_">/</a> <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>();</td></tr>
<tr><th id="188">188</th><td>      <a class="local col3 ref" href="#33ProbOrigTarget" title='ProbOrigTarget' data-ref="33ProbOrigTarget">ProbOrigTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col4 ref" href="#34ProbOrigFallThrough" title='ProbOrigFallThrough' data-ref="34ProbOrigFallThrough">ProbOrigFallThrough</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>();</td></tr>
<tr><th id="189">189</th><td>    } <b>else</b> {</td></tr>
<tr><th id="190">190</th><td>      <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::MBPI" title='BlockSplitInfo::MBPI' data-use='r' data-ref="BlockSplitInfo::MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>, <a class="local col8 ref" href="#28OrigTarget" title='OrigTarget' data-ref="28OrigTarget">OrigTarget</a>) <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitydvEj" title='llvm::BranchProbability::operator/' data-ref="_ZNK4llvm17BranchProbabilitydvEj">/</a> <var>2</var>;</td></tr>
<tr><th id="191">191</th><td>      <a class="local col2 ref" href="#32ProbFallThrough" title='ProbFallThrough' data-ref="32ProbFallThrough">ProbFallThrough</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>();</td></tr>
<tr><th id="192">192</th><td>      <a class="local col3 ref" href="#33ProbOrigTarget" title='ProbOrigTarget' data-ref="33ProbOrigTarget">ProbOrigTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitydvES0_" title='llvm::BranchProbability::operator/' data-ref="_ZNK4llvm17BranchProbabilitydvES0_">/</a> <a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>();</td></tr>
<tr><th id="193">193</th><td>      <a class="local col4 ref" href="#34ProbOrigFallThrough" title='ProbOrigFallThrough' data-ref="34ProbOrigFallThrough">ProbOrigFallThrough</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::operator=' data-ref="_ZN4llvm17BranchProbabilityaSEOS0_">=</a> <a class="local col3 ref" href="#33ProbOrigTarget" title='ProbOrigTarget' data-ref="33ProbOrigTarget">ProbOrigTarget</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability8getComplEv" title='llvm::BranchProbability::getCompl' data-ref="_ZNK4llvm17BranchProbability8getComplEv">getCompl</a>();</td></tr>
<tr><th id="194">194</th><td>    }</td></tr>
<tr><th id="195">195</th><td>  }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// Create a new basic block.</i></td></tr>
<tr><th id="198">198</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="35InsertPoint" title='InsertPoint' data-type='MachineBasicBlock::iterator' data-ref="35InsertPoint">InsertPoint</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::SplitBefore" title='BlockSplitInfo::SplitBefore' data-use='r' data-ref="BlockSplitInfo::SplitBefore">SplitBefore</a>;</td></tr>
<tr><th id="199">199</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col6 decl" id="36LLVM_BB" title='LLVM_BB' data-type='const llvm::BasicBlock *' data-ref="36LLVM_BB">LLVM_BB</dfn> = <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col7 decl" id="37It" title='It' data-type='MachineFunction::iterator' data-ref="37It">It</dfn> = <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38NewMBB" title='NewMBB' data-type='llvm::MachineBasicBlock *' data-ref="38NewMBB">NewMBB</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col6 ref" href="#36LLVM_BB" title='LLVM_BB' data-ref="36LLVM_BB">LLVM_BB</a>);</td></tr>
<tr><th id="202">202</th><td>  <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#37It" title='It' data-ref="37It">It</a>, <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i>// Move everything after SplitBefore into the new block.</i></td></tr>
<tr><th id="205">205</th><td>  <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#35InsertPoint" title='InsertPoint' data-ref="35InsertPoint">InsertPoint</a>, <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="206">206</th><td>  <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(<a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>);</td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33ProbOrigTarget" title='ProbOrigTarget' data-ref="33ProbOrigTarget">ProbOrigTarget</a>.<a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbability9isUnknownEv" title='llvm::BranchProbability::isUnknown' data-ref="_ZNK4llvm17BranchProbability9isUnknownEv">isUnknown</a>()) {</td></tr>
<tr><th id="208">208</th><td>    <em>auto</em> <dfn class="local col9 decl" id="39MBBI" title='MBBI' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="39MBBI">MBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(), <a class="local col8 ref" href="#28OrigTarget" title='OrigTarget' data-ref="28OrigTarget">OrigTarget</a>);</td></tr>
<tr><th id="209">209</th><td>    <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE" title='llvm::MachineBasicBlock::setSuccProbability' data-ref="_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE">setSuccProbability</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col9 ref" href="#39MBBI" title='MBBI' data-ref="39MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col3 ref" href="#33ProbOrigTarget" title='ProbOrigTarget' data-ref="33ProbOrigTarget">ProbOrigTarget</a>);</td></tr>
<tr><th id="210">210</th><td>    <a class="local col9 ref" href="#39MBBI" title='MBBI' data-ref="39MBBI">MBBI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::operator=">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(), <a class="local col9 ref" href="#29OrigFallThrough" title='OrigFallThrough' data-ref="29OrigFallThrough">OrigFallThrough</a>);</td></tr>
<tr><th id="211">211</th><td>    <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE" title='llvm::MachineBasicBlock::setSuccProbability' data-ref="_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE">setSuccProbability</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col9 ref" href="#39MBBI" title='MBBI' data-ref="39MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col4 ref" href="#34ProbOrigFallThrough" title='ProbOrigFallThrough' data-ref="34ProbOrigFallThrough">ProbOrigFallThrough</a>);</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i>// Add the two successors to ThisMBB.</i></td></tr>
<tr><th id="215">215</th><td>  <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col0 ref" href="#30NewBRTarget" title='NewBRTarget' data-ref="30NewBRTarget">NewBRTarget</a>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col1 ref" href="#31ProbToNewTarget" title='ProbToNewTarget' data-ref="31ProbToNewTarget">ProbToNewTarget</a>);</td></tr>
<tr><th id="216">216</th><td>  <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>, <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col2 ref" href="#32ProbFallThrough" title='ProbFallThrough' data-ref="32ProbFallThrough">ProbFallThrough</a>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// Add the branches to ThisMBB.</i></td></tr>
<tr><th id="219">219</th><td>  BuildMI(*ThisMBB, ThisMBB-&gt;end(), BSI.SplitBefore-&gt;getDebugLoc(),</td></tr>
<tr><th id="220">220</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(NewBROpcode))</td></tr>
<tr><th id="221">221</th><td>      .addReg(BSI.SplitCond-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="222">222</th><td>      .addMBB(NewBRTarget);</td></tr>
<tr><th id="223">223</th><td>  BuildMI(*ThisMBB, ThisMBB-&gt;end(), BSI.SplitBefore-&gt;getDebugLoc(),</td></tr>
<tr><th id="224">224</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(PPC::<span class='error' title="no member named &apos;B&apos; in namespace &apos;llvm::PPC&apos;">B</span>))</td></tr>
<tr><th id="225">225</th><td>      .addMBB(NewMBB);</td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::MIToDelete" title='BlockSplitInfo::MIToDelete' data-use='r' data-ref="BlockSplitInfo::MIToDelete">MIToDelete</a>)</td></tr>
<tr><th id="227">227</th><td>    <a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::MIToDelete" title='BlockSplitInfo::MIToDelete' data-use='r' data-ref="BlockSplitInfo::MIToDelete">MIToDelete</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// Change the condition on the original branch and invert it if requested.</i></td></tr>
<tr><th id="230">230</th><td>  <em>auto</em> <dfn class="local col0 decl" id="40FirstTerminator" title='FirstTerminator' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="40FirstTerminator">FirstTerminator</dfn> = <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (<a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::NewCond" title='BlockSplitInfo::NewCond' data-use='r' data-ref="BlockSplitInfo::NewCond">NewCond</a>) {</td></tr>
<tr><th id="232">232</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FirstTerminator-&gt;getOperand(0).isReg() &amp;&amp; &quot;Can&apos;t update condition of unconditional branch.&quot;) ? void (0) : __assert_fail (&quot;FirstTerminator-&gt;getOperand(0).isReg() &amp;&amp; \&quot;Can&apos;t update condition of unconditional branch.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 233, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#40FirstTerminator" title='FirstTerminator' data-ref="40FirstTerminator">FirstTerminator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="233">233</th><td>           <q>"Can't update condition of unconditional branch."</q>);</td></tr>
<tr><th id="234">234</th><td>    <a class="local col0 ref" href="#40FirstTerminator" title='FirstTerminator' data-ref="40FirstTerminator">FirstTerminator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#20BSI" title='BSI' data-ref="20BSI">BSI</a>.<a class="tu ref" href="#BlockSplitInfo::NewCond" title='BlockSplitInfo::NewCond' data-use='r' data-ref="BlockSplitInfo::NewCond">NewCond</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td>  <b>if</b> (BSI.InvertOrigBranch)</td></tr>
<tr><th id="237">237</th><td>    FirstTerminator-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::PPCInstrInfo&apos;">get</span>(InvertedOpcode));</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i>// If any of the PHIs in the successors of NewMBB reference values that</i></td></tr>
<tr><th id="240">240</th><td><i>  // now come from NewMBB, they need to be updated.</i></td></tr>
<tr><th id="241">241</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col1 decl" id="41Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="41Succ">Succ</dfn> : <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="242">242</th><td>    <a class="tu ref" href="#_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE" title='updatePHIs' data-use='c' data-ref="_ZL10updatePHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">updatePHIs</a>(<a class="local col1 ref" href="#41Succ" title='Succ' data-ref="41Succ">Succ</a>, <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>, <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>, <a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI">MRI</a>);</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td>  <a class="tu ref" href="#_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE" title='addIncomingValuesToPHIs' data-use='c' data-ref="_ZL23addIncomingValuesToPHIsPN4llvm17MachineBasicBlockES1_S1_PNS_19MachineRegisterInfoE">addIncomingValuesToPHIs</a>(<a class="local col0 ref" href="#30NewBRTarget" title='NewBRTarget' data-ref="30NewBRTarget">NewBRTarget</a>, <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>, <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>, <a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI">MRI</a>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;After splitting, ThisMBB:\n&quot;; ThisMBB-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"After splitting, ThisMBB:\n"</q>; <a class="local col1 ref" href="#21ThisMBB" title='ThisMBB' data-ref="21ThisMBB">ThisMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>());</td></tr>
<tr><th id="247">247</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;NewMBB:\n&quot;; NewMBB-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NewMBB:\n"</q>; <a class="local col8 ref" href="#38NewMBB" title='NewMBB' data-ref="38NewMBB">NewMBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>());</td></tr>
<tr><th id="248">248</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;New branch-to block:\n&quot;; NewBRTarget-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"New branch-to block:\n"</q>; <a class="local col0 ref" href="#30NewBRTarget" title='NewBRTarget' data-ref="30NewBRTarget">NewBRTarget</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>());</td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isBinaryRN4llvm12MachineInstrE" title='isBinary' data-type='bool isBinary(llvm::MachineInstr &amp; MI)' data-ref="_ZL8isBinaryRN4llvm12MachineInstrE">isBinary</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <b>return</b> <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>3</var>;</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isNullaryRN4llvm12MachineInstrE" title='isNullary' data-type='bool isNullary(llvm::MachineInstr &amp; MI)' data-ref="_ZL9isNullaryRN4llvm12MachineInstrE">isNullary</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="43MI">MI</dfn>) {</td></tr>
<tr><th id="257">257</th><td>  <b>return</b> <a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>1</var>;</td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i class="doc" data-doc="_ZL31computeBranchTargetAndInversionjjbRbS_S_">/// Given a CR logical operation<span class="command"> \p</span> <span class="arg">CROp,</span> branch opcode<span class="command"> \p</span> <span class="arg">BROp</span> as well as</i></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="_ZL31computeBranchTargetAndInversionjjbRbS_S_">/// a flag to indicate if the first operand of<span class="command"> \p</span> <span class="arg">CROp</span> is used as the</i></td></tr>
<tr><th id="262">262</th><td><i class="doc" data-doc="_ZL31computeBranchTargetAndInversionjjbRbS_S_">/// SplitBefore operand, determines whether either of the branches are to be</i></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZL31computeBranchTargetAndInversionjjbRbS_S_">/// inverted as well as whether the new target should be the original</i></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZL31computeBranchTargetAndInversionjjbRbS_S_">/// fall-through block.</i></td></tr>
<tr><th id="265">265</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="266">266</th><td><dfn class="tu decl def" id="_ZL31computeBranchTargetAndInversionjjbRbS_S_" title='computeBranchTargetAndInversion' data-type='void computeBranchTargetAndInversion(unsigned int CROp, unsigned int BROp, bool UsingDef1, bool &amp; InvertNewBranch, bool &amp; InvertOrigBranch, bool &amp; TargetIsFallThrough)' data-ref="_ZL31computeBranchTargetAndInversionjjbRbS_S_">computeBranchTargetAndInversion</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44CROp" title='CROp' data-type='unsigned int' data-ref="44CROp">CROp</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45BROp" title='BROp' data-type='unsigned int' data-ref="45BROp">BROp</dfn>, <em>bool</em> <dfn class="local col6 decl" id="46UsingDef1" title='UsingDef1' data-type='bool' data-ref="46UsingDef1">UsingDef1</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                <em>bool</em> &amp;<dfn class="local col7 decl" id="47InvertNewBranch" title='InvertNewBranch' data-type='bool &amp;' data-ref="47InvertNewBranch">InvertNewBranch</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="48InvertOrigBranch" title='InvertOrigBranch' data-type='bool &amp;' data-ref="48InvertOrigBranch">InvertOrigBranch</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                <em>bool</em> &amp;<dfn class="local col9 decl" id="49TargetIsFallThrough" title='TargetIsFallThrough' data-type='bool &amp;' data-ref="49TargetIsFallThrough">TargetIsFallThrough</dfn>) {</td></tr>
<tr><th id="269">269</th><td>  <i>// The conditions under which each of the output operands should be [un]set</i></td></tr>
<tr><th id="270">270</th><td><i>  // can certainly be written much more concisely with just 3 if statements or</i></td></tr>
<tr><th id="271">271</th><td><i>  // ternary expressions. However, this provides a much clearer overview to the</i></td></tr>
<tr><th id="272">272</th><td><i>  // reader as to what is set for each &lt;CROp, BROp, OpUsed&gt; combination.</i></td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (BROp == PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span> || BROp == PPC::<span class='error' title="no member named &apos;BCLR&apos; in namespace &apos;llvm::PPC&apos;">BCLR</span>) {</td></tr>
<tr><th id="274">274</th><td>    <i>// Regular branches.</i></td></tr>
<tr><th id="275">275</th><td>    <b>switch</b> (CROp) {</td></tr>
<tr><th id="276">276</th><td>    <b>default</b>:</td></tr>
<tr><th id="277">277</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Don&apos;t know how to handle this CR logical.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 277)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't know how to handle this CR logical."</q>);</td></tr>
<tr><th id="278">278</th><td>    <b>case</b> <span class='error' title="no member named &apos;CROR&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;CROp&apos;?">PPC</span>::<span class='error' title="case value is not a constant expression">CROR</span>:</td></tr>
<tr><th id="279">279</th><td>      InvertNewBranch = <b>false</b>;</td></tr>
<tr><th id="280">280</th><td>      InvertOrigBranch = <b>false</b>;</td></tr>
<tr><th id="281">281</th><td>      TargetIsFallThrough = <b>false</b>;</td></tr>
<tr><th id="282">282</th><td>      <b>return</b>;</td></tr>
<tr><th id="283">283</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;CRAND&apos; in namespace &apos;llvm::PPC&apos;">CRAND</span>:</td></tr>
<tr><th id="284">284</th><td>      InvertNewBranch = <b>true</b>;</td></tr>
<tr><th id="285">285</th><td>      InvertOrigBranch = <b>false</b>;</td></tr>
<tr><th id="286">286</th><td>      TargetIsFallThrough = <b>true</b>;</td></tr>
<tr><th id="287">287</th><td>      <b>return</b>;</td></tr>
<tr><th id="288">288</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;CRNAND&apos; in namespace &apos;llvm::PPC&apos;">CRNAND</span>:</td></tr>
<tr><th id="289">289</th><td>      InvertNewBranch = <b>true</b>;</td></tr>
<tr><th id="290">290</th><td>      InvertOrigBranch = <b>true</b>;</td></tr>
<tr><th id="291">291</th><td>      TargetIsFallThrough = <b>false</b>;</td></tr>
<tr><th id="292">292</th><td>      <b>return</b>;</td></tr>
<tr><th id="293">293</th><td>    <b>case</b> <span class='error' title="no member named &apos;CRNOR&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;CROp&apos;?">PPC</span>::<span class='error' title="case value is not a constant expression">CRNOR</span>:</td></tr>
<tr><th id="294">294</th><td>      InvertNewBranch = <b>false</b>;</td></tr>
<tr><th id="295">295</th><td>      InvertOrigBranch = <b>true</b>;</td></tr>
<tr><th id="296">296</th><td>      TargetIsFallThrough = <b>true</b>;</td></tr>
<tr><th id="297">297</th><td>      <b>return</b>;</td></tr>
<tr><th id="298">298</th><td>    <b>case</b> <span class='error' title="no member named &apos;CRORC&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;CROp&apos;?">PPC</span>::<span class='error' title="case value is not a constant expression">CRORC</span>:</td></tr>
<tr><th id="299">299</th><td>      InvertNewBranch = UsingDef1;</td></tr>
<tr><th id="300">300</th><td>      InvertOrigBranch = !UsingDef1;</td></tr>
<tr><th id="301">301</th><td>      TargetIsFallThrough = <b>false</b>;</td></tr>
<tr><th id="302">302</th><td>      <b>return</b>;</td></tr>
<tr><th id="303">303</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;CRANDC&apos; in namespace &apos;llvm::PPC&apos;">CRANDC</span>:</td></tr>
<tr><th id="304">304</th><td>      InvertNewBranch = !UsingDef1;</td></tr>
<tr><th id="305">305</th><td>      InvertOrigBranch = !UsingDef1;</td></tr>
<tr><th id="306">306</th><td>      TargetIsFallThrough = <b>true</b>;</td></tr>
<tr><th id="307">307</th><td>      <b>return</b>;</td></tr>
<tr><th id="308">308</th><td>    }</td></tr>
<tr><th id="309">309</th><td>  } <b>else</b> <b>if</b> (BROp == PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span> || BROp == PPC::<span class='error' title="no member named &apos;BCLRn&apos; in namespace &apos;llvm::PPC&apos;">BCLRn</span>) {</td></tr>
<tr><th id="310">310</th><td>    <i>// Negated branches.</i></td></tr>
<tr><th id="311">311</th><td>    <b>switch</b> (CROp) {</td></tr>
<tr><th id="312">312</th><td>    <b>default</b>:</td></tr>
<tr><th id="313">313</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Don&apos;t know how to handle this CR logical.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 313)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't know how to handle this CR logical."</q>);</td></tr>
<tr><th id="314">314</th><td>    <b>case</b> <span class='error' title="no member named &apos;CROR&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;CROp&apos;?">PPC</span>::<span class='error' title="case value is not a constant expression">CROR</span>:</td></tr>
<tr><th id="315">315</th><td>      InvertNewBranch = <b>true</b>;</td></tr>
<tr><th id="316">316</th><td>      InvertOrigBranch = <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>      TargetIsFallThrough = <b>true</b>;</td></tr>
<tr><th id="318">318</th><td>      <b>return</b>;</td></tr>
<tr><th id="319">319</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;CRAND&apos; in namespace &apos;llvm::PPC&apos;">CRAND</span>:</td></tr>
<tr><th id="320">320</th><td>      InvertNewBranch = <b>false</b>;</td></tr>
<tr><th id="321">321</th><td>      InvertOrigBranch = <b>false</b>;</td></tr>
<tr><th id="322">322</th><td>      TargetIsFallThrough = <b>false</b>;</td></tr>
<tr><th id="323">323</th><td>      <b>return</b>;</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;CRNAND&apos; in namespace &apos;llvm::PPC&apos;">CRNAND</span>:</td></tr>
<tr><th id="325">325</th><td>      InvertNewBranch = <b>false</b>;</td></tr>
<tr><th id="326">326</th><td>      InvertOrigBranch = <b>true</b>;</td></tr>
<tr><th id="327">327</th><td>      TargetIsFallThrough = <b>true</b>;</td></tr>
<tr><th id="328">328</th><td>      <b>return</b>;</td></tr>
<tr><th id="329">329</th><td>    <b>case</b> <span class='error' title="no member named &apos;CRNOR&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;CROp&apos;?">PPC</span>::<span class='error' title="case value is not a constant expression">CRNOR</span>:</td></tr>
<tr><th id="330">330</th><td>      InvertNewBranch = <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>      InvertOrigBranch = <b>true</b>;</td></tr>
<tr><th id="332">332</th><td>      TargetIsFallThrough = <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>      <b>return</b>;</td></tr>
<tr><th id="334">334</th><td>    <b>case</b> <span class='error' title="no member named &apos;CRORC&apos; in namespace &apos;llvm::PPC&apos;; did you mean &apos;CROp&apos;?">PPC</span>::<span class='error' title="case value is not a constant expression">CRORC</span>:</td></tr>
<tr><th id="335">335</th><td>      InvertNewBranch = !UsingDef1;</td></tr>
<tr><th id="336">336</th><td>      InvertOrigBranch = !UsingDef1;</td></tr>
<tr><th id="337">337</th><td>      TargetIsFallThrough = <b>true</b>;</td></tr>
<tr><th id="338">338</th><td>      <b>return</b>;</td></tr>
<tr><th id="339">339</th><td>    <b>case</b> PPC::<span class='error' title="no member named &apos;CRANDC&apos; in namespace &apos;llvm::PPC&apos;">CRANDC</span>:</td></tr>
<tr><th id="340">340</th><td>      InvertNewBranch = UsingDef1;</td></tr>
<tr><th id="341">341</th><td>      InvertOrigBranch = !UsingDef1;</td></tr>
<tr><th id="342">342</th><td>      TargetIsFallThrough = <b>false</b>;</td></tr>
<tr><th id="343">343</th><td>      <b>return</b>;</td></tr>
<tr><th id="344">344</th><td>    }</td></tr>
<tr><th id="345">345</th><td>  } <b>else</b></td></tr>
<tr><th id="346">346</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Don&apos;t know how to handle this branch.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 346)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't know how to handle this branch."</q>);</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><b>namespace</b> {</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><b>public</b>:</td></tr>
<tr><th id="354">354</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::ID" title='(anonymous namespace)::PPCReduceCRLogicals::ID' data-type='char' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::ID">ID</dfn>;</td></tr>
<tr><th id="355">355</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</dfn> {</td></tr>
<tr><th id="356">356</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</dfn>;</td></tr>
<tr><th id="357">357</th><td>    <i  data-doc="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">// FIXME: If chains of copies are to be handled, this should be a vector.</i></td></tr>
<tr><th id="358">358</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-type='std::pair&lt;MachineInstr *, MachineInstr *&gt;' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</dfn>;</td></tr>
<tr><th id="359">359</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-type='std::pair&lt;MachineInstr *, MachineInstr *&gt;' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</dfn>;</td></tr>
<tr><th id="360">360</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</dfn> : <var>1</var>;</td></tr>
<tr><th id="361">361</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary">IsNullary</dfn> : <var>1</var>;</td></tr>
<tr><th id="362">362</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</dfn> : <var>1</var>;</td></tr>
<tr><th id="363">363</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL">FeedsISEL</dfn> : <var>1</var>;</td></tr>
<tr><th id="364">364</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR">FeedsBR</dfn> : <var>1</var>;</td></tr>
<tr><th id="365">365</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical">FeedsLogical</dfn> : <var>1</var>;</td></tr>
<tr><th id="366">366</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse">SingleUse</dfn> : <var>1</var>;</td></tr>
<tr><th id="367">367</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</dfn> : <var>1</var>;</td></tr>
<tr><th id="368">368</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1">SubregDef1</dfn>;</td></tr>
<tr><th id="369">369</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2' data-type='unsigned int' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2">SubregDef2</dfn>;</td></tr>
<tr><th id="370">370</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfoC1Ev" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CRLogicalOpInfo' data-type='void (anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CRLogicalOpInfo()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfoC1Ev">CRLogicalOpInfo</dfn>() : <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>(<b>nullptr</b>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary">IsNullary</a>(<var>0</var>),</td></tr>
<tr><th id="371">371</th><td>                        <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL">FeedsISEL</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR">FeedsBR</a>(<var>0</var>),</td></tr>
<tr><th id="372">372</th><td>                        <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical">FeedsLogical</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse">SingleUse</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a>(<var>1</var>),</td></tr>
<tr><th id="373">373</th><td>                        <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1">SubregDef1</a>(<var>0</var>), <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2">SubregDef2</a>(<var>0</var>) { }</td></tr>
<tr><th id="374">374</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::dump' data-type='void (anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::dump()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv">dump</a>();</td></tr>
<tr><th id="375">375</th><td>  };</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><b>private</b>:</td></tr>
<tr><th id="378">378</th><td>  <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo">PPCInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::TII" title='(anonymous namespace)::PPCReduceCRLogicals::TII' data-type='const llvm::PPCInstrInfo *' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::TII">TII</dfn>;</td></tr>
<tr><th id="379">379</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::MF" title='(anonymous namespace)::PPCReduceCRLogicals::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MF">MF</dfn>;</td></tr>
<tr><th id="380">380</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</dfn>;</td></tr>
<tr><th id="381">381</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::MBPI" title='(anonymous namespace)::PPCReduceCRLogicals::MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MBPI">MBPI</dfn>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i  data-doc="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">// A vector to contain all the CR logical operations</i></td></tr>
<tr><th id="384">384</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-type='std::vector&lt;CRLogicalOpInfo&gt;' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</dfn>;</td></tr>
<tr><th id="385">385</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCReduceCRLogicals::initialize' data-type='void (anonymous namespace)::PPCReduceCRLogicals::initialize(llvm::MachineFunction &amp; MFParm)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10initializeERN4llvm15MachineFunctionE">initialize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MFParm" title='MFParm' data-type='llvm::MachineFunction &amp;' data-ref="50MFParm">MFParm</dfn>);</td></tr>
<tr><th id="386">386</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals17collectCRLogicalsEv" title='(anonymous namespace)::PPCReduceCRLogicals::collectCRLogicals' data-type='void (anonymous namespace)::PPCReduceCRLogicals::collectCRLogicals()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17collectCRLogicalsEv">collectCRLogicals</a>();</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE" title='(anonymous namespace)::PPCReduceCRLogicals::handleCROp' data-type='bool (anonymous namespace)::PPCReduceCRLogicals::handleCROp((anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp; CRI)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">handleCROp</a>(<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a> &amp;<dfn class="local col1 decl" id="51CRI" title='CRI' data-type='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp;' data-ref="51CRI">CRI</dfn>);</td></tr>
<tr><th id="388">388</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE" title='(anonymous namespace)::PPCReduceCRLogicals::splitBlockOnBinaryCROp' data-type='bool (anonymous namespace)::PPCReduceCRLogicals::splitBlockOnBinaryCROp((anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp; CRI)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">splitBlockOnBinaryCROp</a>(<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a> &amp;<dfn class="local col2 decl" id="52CRI" title='CRI' data-type='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp;' data-ref="52CRI">CRI</dfn>);</td></tr>
<tr><th id="389">389</th><td>  <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::isCRLogical' data-type='static bool (anonymous namespace)::PPCReduceCRLogicals::isCRLogical(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE">isCRLogical</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="53MI">MI</dfn>) {</td></tr>
<tr><th id="390">390</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54Opc" title='Opc' data-type='unsigned int' data-ref="54Opc">Opc</dfn> = <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> Opc == PPC::<span class='error' title="no member named &apos;CRAND&apos; in namespace &apos;llvm::PPC&apos;">CRAND</span> || Opc == PPC::<span class='error' title="no member named &apos;CRNAND&apos; in namespace &apos;llvm::PPC&apos;">CRNAND</span> || Opc == PPC::<span class='error' title="no member named &apos;CROR&apos; in namespace &apos;llvm::PPC&apos;">CROR</span> ||</td></tr>
<tr><th id="392">392</th><td>      Opc == PPC::<span class='error' title="no member named &apos;CRXOR&apos; in namespace &apos;llvm::PPC&apos;">CRXOR</span> || Opc == PPC::<span class='error' title="no member named &apos;CRNOR&apos; in namespace &apos;llvm::PPC&apos;">CRNOR</span> || Opc == PPC::<span class='error' title="no member named &apos;CREQV&apos; in namespace &apos;llvm::PPC&apos;">CREQV</span> ||</td></tr>
<tr><th id="393">393</th><td>      Opc == PPC::<span class='error' title="no member named &apos;CRANDC&apos; in namespace &apos;llvm::PPC&apos;">CRANDC</span> || Opc == PPC::<span class='error' title="no member named &apos;CRORC&apos; in namespace &apos;llvm::PPC&apos;">CRORC</span> || Opc == PPC::<span class='error' title="no member named &apos;CRSET&apos; in namespace &apos;llvm::PPC&apos;">CRSET</span> ||</td></tr>
<tr><th id="394">394</th><td>      Opc == PPC::<span class='error' title="no member named &apos;CRUNSET&apos; in namespace &apos;llvm::PPC&apos;">CRUNSET</span> || Opc == PPC::<span class='error' title="no member named &apos;CR6SET&apos; in namespace &apos;llvm::PPC&apos;">CR6SET</span> || Opc == PPC::<span class='error' title="no member named &apos;CR6UNSET&apos; in namespace &apos;llvm::PPC&apos;">CR6UNSET</span>;</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals12simplifyCodeEv" title='(anonymous namespace)::PPCReduceCRLogicals::simplifyCode' data-type='bool (anonymous namespace)::PPCReduceCRLogicals::simplifyCode()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals12simplifyCodeEv">simplifyCode</dfn>() {</td></tr>
<tr><th id="397">397</th><td>    <em>bool</em> <dfn class="local col5 decl" id="55Changed" title='Changed' data-type='bool' data-ref="55Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="398">398</th><td>    <i>// Not using a range-based for loop here as the vector may grow while being</i></td></tr>
<tr><th id="399">399</th><td><i>    // operated on.</i></td></tr>
<tr><th id="400">400</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="56i" title='i' data-type='unsigned int' data-ref="56i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a> &lt; <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>++)</td></tr>
<tr><th id="401">401</th><td>      <a class="local col5 ref" href="#55Changed" title='Changed' data-ref="55Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE" title='(anonymous namespace)::PPCReduceCRLogicals::handleCROp' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">handleCROp</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>]</a></span>);</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <a class="local col5 ref" href="#55Changed" title='Changed' data-ref="55Changed">Changed</a>;</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><b>public</b>:</td></tr>
<tr><th id="406">406</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicalsC1Ev" title='(anonymous namespace)::PPCReduceCRLogicals::PPCReduceCRLogicals' data-type='void (anonymous namespace)::PPCReduceCRLogicals::PPCReduceCRLogicals()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicalsC1Ev">PPCReduceCRLogicals</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::ID" title='(anonymous namespace)::PPCReduceCRLogicals::ID' data-use='a' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::ID">ID</a>) {</td></tr>
<tr><th id="407">407</th><td>    <a class="ref" href="#731" title='llvm::initializePPCReduceCRLogicalsPass' data-ref="_ZN4llvm33initializePPCReduceCRLogicalsPassERNS_12PassRegistryE">initializePPCReduceCRLogicalsPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::lookThroughCRCopy' data-type='llvm::MachineInstr * (anonymous namespace)::PPCReduceCRLogicals::lookThroughCRCopy(unsigned int Reg, unsigned int &amp; Subreg, llvm::MachineInstr *&amp; CpDef)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">lookThroughCRCopy</a>(<em>unsigned</em> <dfn class="local col7 decl" id="57Reg" title='Reg' data-type='unsigned int' data-ref="57Reg">Reg</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="58Subreg" title='Subreg' data-type='unsigned int &amp;' data-ref="58Subreg">Subreg</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col9 decl" id="59CpDef" title='CpDef' data-type='llvm::MachineInstr *&amp;' data-ref="59CpDef">CpDef</dfn>);</td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCReduceCRLogicals::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCReduceCRLogicals::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="60MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="60MF">MF</dfn>) override {</td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="414">414</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>    <i>// If the subtarget doesn't use CR bits, there's nothing to do.</i></td></tr>
<tr><th id="417">417</th><td>    <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="61STI" title='STI' data-type='const llvm::PPCSubtarget &amp;' data-ref="61STI">STI</dfn> = <a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;();</td></tr>
<tr><th id="418">418</th><td>    <b>if</b> (!<a class="local col1 ref" href="#61STI" title='STI' data-ref="61STI">STI</a>.<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9useCRBitsEv" title='llvm::PPCSubtarget::useCRBits' data-ref="_ZNK4llvm12PPCSubtarget9useCRBitsEv">useCRBits</a>())</td></tr>
<tr><th id="419">419</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCReduceCRLogicals::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10initializeERN4llvm15MachineFunctionE">initialize</a>(<span class='refarg'><a class="local col0 ref" href="#60MF" title='MF' data-ref="60MF">MF</a></span>);</td></tr>
<tr><th id="422">422</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals17collectCRLogicalsEv" title='(anonymous namespace)::PPCReduceCRLogicals::collectCRLogicals' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17collectCRLogicalsEv">collectCRLogicals</a>();</td></tr>
<tr><th id="423">423</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals12simplifyCodeEv" title='(anonymous namespace)::PPCReduceCRLogicals::simplifyCode' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals12simplifyCodeEv">simplifyCode</a>();</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td>  <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo' data-type='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo (anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE">createCRLogicalOpInfo</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn>);</td></tr>
<tr><th id="426">426</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119PPCReduceCRLogicals16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PPCReduceCRLogicals::getAnalysisUsage' data-type='void (anonymous namespace)::PPCReduceCRLogicals::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119PPCReduceCRLogicals16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="63AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="63AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="427">427</th><td>    <a class="local col3 ref" href="#63AU" title='AU' data-ref="63AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="428">428</th><td>    <a class="local col3 ref" href="#63AU" title='AU' data-ref="63AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#63AU" title='AU' data-ref="63AU">AU</a></span>);</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>};</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#<span data-ppcond="433">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="434">434</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::dump' data-type='void (anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::dump()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv">dump</dfn>() {</td></tr>
<tr><th id="435">435</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CRLogicalOpMI: "</q>;</td></tr>
<tr><th id="436">436</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="437">437</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"IsBinary: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", FeedsISEL: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL">FeedsISEL</a>;</td></tr>
<tr><th id="438">438</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", FeedsBR: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR">FeedsBR</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", FeedsLogical: "</q>;</td></tr>
<tr><th id="439">439</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical">FeedsLogical</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", SingleUse: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse">SingleUse</a>;</td></tr>
<tr><th id="440">440</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", DefsSingleUse: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a>;</td></tr>
<tr><th id="441">441</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", SubregDef1: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1">SubregDef1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", SubregDef2: "</q>;</td></tr>
<tr><th id="442">442</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2">SubregDef2</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", ContainedInBlock: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a>;</td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary">IsNullary</a>) {</td></tr>
<tr><th id="444">444</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nDefs:\n"</q>;</td></tr>
<tr><th id="445">445</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a>)</td></tr>
<tr><th id="448">448</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="449">449</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="450">450</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>) {</td></tr>
<tr><th id="451">451</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CopyDef1: "</q>;</td></tr>
<tr><th id="452">452</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="455">455</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CopyDef2: "</q>;</td></tr>
<tr><th id="456">456</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td><u>#<span data-ppcond="433">endif</span></u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a></td></tr>
<tr><th id="462">462</th><td><a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo' data-type='PPCReduceCRLogicals::CRLogicalOpInfo (anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo(llvm::MachineInstr &amp; MIParam)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE">createCRLogicalOpInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MIParam" title='MIParam' data-type='llvm::MachineInstr &amp;' data-ref="64MIParam">MIParam</dfn>) {</td></tr>
<tr><th id="463">463</th><td>  <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfoC1Ev" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CRLogicalOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfoC1Ev"></a><dfn class="local col5 decl" id="65Ret" title='Ret' data-type='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="65Ret">Ret</dfn>;</td></tr>
<tr><th id="464">464</th><td>  <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a> = &amp;<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>;</td></tr>
<tr><th id="465">465</th><td>  <i>// Get the defs</i></td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isNullaryRN4llvm12MachineInstrE" title='isNullary' data-use='c' data-ref="_ZL9isNullaryRN4llvm12MachineInstrE">isNullary</a>(<span class='refarg'><a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a></span>)) {</td></tr>
<tr><th id="467">467</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary">IsNullary</a> = <var>1</var>;</td></tr>
<tr><th id="468">468</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSEOSt4pairIT_T0_E" title='std::pair::operator=' data-ref="_ZNSt4pairaSEOSt4pairIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<b>nullptr</b>, <b>nullptr</b>);</td></tr>
<tr><th id="469">469</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSEOSt4pairIT_T0_E" title='std::pair::operator=' data-ref="_ZNSt4pairaSEOSt4pairIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<b>nullptr</b>, <b>nullptr</b>);</td></tr>
<tr><th id="470">470</th><td>  } <b>else</b> {</td></tr>
<tr><th id="471">471</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66Def1" title='Def1' data-type='llvm::MachineInstr *' data-ref="66Def1">Def1</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::lookThroughCRCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">lookThroughCRCopy</a>(<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="472">472</th><td>                                           <span class='refarg'><a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1' data-use='a' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef1">SubregDef1</a></span>, <span class='refarg'><a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a></span>);</td></tr>
<tr><th id="473">473</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a> &amp;=</td></tr>
<tr><th id="474">474</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col6 ref" href="#66Def1" title='Def1' data-ref="66Def1">Def1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="475">475</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a> &amp;=</td></tr>
<tr><th id="476">476</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="477">477</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def1 &amp;&amp; &quot;Must be able to find a definition of operand 1.&quot;) ? void (0) : __assert_fail (&quot;Def1 &amp;&amp; \&quot;Must be able to find a definition of operand 1.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66Def1" title='Def1' data-ref="66Def1">Def1</a> &amp;&amp; <q>"Must be able to find a definition of operand 1."</q>);</td></tr>
<tr><th id="478">478</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL8isBinaryRN4llvm12MachineInstrE" title='isBinary' data-use='c' data-ref="_ZL8isBinaryRN4llvm12MachineInstrE">isBinary</a>(<span class='refarg'><a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a></span>)) {</td></tr>
<tr><th id="479">479</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a> = <var>1</var>;</td></tr>
<tr><th id="480">480</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="67Def2" title='Def2' data-type='llvm::MachineInstr *' data-ref="67Def2">Def2</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::lookThroughCRCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">lookThroughCRCopy</a>(<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="481">481</th><td>                                             <span class='refarg'><a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2' data-use='a' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SubregDef2">SubregDef2</a></span>,</td></tr>
<tr><th id="482">482</th><td>                                             <span class='refarg'><a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a></span>);</td></tr>
<tr><th id="483">483</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a> &amp;=</td></tr>
<tr><th id="484">484</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col7 ref" href="#67Def2" title='Def2' data-ref="67Def2">Def2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="485">485</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a> &amp;=</td></tr>
<tr><th id="486">486</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="487">487</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def2 &amp;&amp; &quot;Must be able to find a definition of operand 2.&quot;) ? void (0) : __assert_fail (&quot;Def2 &amp;&amp; \&quot;Must be able to find a definition of operand 2.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp&quot;, 487, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#67Def2" title='Def2' data-ref="67Def2">Def2</a> &amp;&amp; <q>"Must be able to find a definition of operand 2."</q>);</td></tr>
<tr><th id="488">488</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#66Def1" title='Def1' data-ref="66Def1">Def1</a></span>, <span class='refarg'><a class="local col7 ref" href="#67Def2" title='Def2' data-ref="67Def2">Def2</a></span>);</td></tr>
<tr><th id="489">489</th><td>    } <b>else</b> {</td></tr>
<tr><th id="490">490</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSEOSt4pairIT_T0_E" title='std::pair::operator=' data-ref="_ZNSt4pairaSEOSt4pairIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#66Def1" title='Def1' data-ref="66Def1">Def1</a></span>, <b>nullptr</b>);</td></tr>
<tr><th id="491">491</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a> = <b>nullptr</b>;</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td>  }</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a> = <var>1</var>;</td></tr>
<tr><th id="496">496</th><td>  <i>// Get the uses</i></td></tr>
<tr><th id="497">497</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="68UseMI">UseMI</dfn> :</td></tr>
<tr><th id="498">498</th><td>       <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="499">499</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="69Opc" title='Opc' data-type='unsigned int' data-ref="69Opc">Opc</dfn> = <a class="local col8 ref" href="#68UseMI" title='UseMI' data-ref="68UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="500">500</th><td>    <b>if</b> (Opc == PPC::<span class='error' title="no member named &apos;ISEL&apos; in namespace &apos;llvm::PPC&apos;">ISEL</span> || Opc == PPC::<span class='error' title="no member named &apos;ISEL8&apos; in namespace &apos;llvm::PPC&apos;">ISEL8</span>)</td></tr>
<tr><th id="501">501</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsISEL">FeedsISEL</a> = <var>1</var>;</td></tr>
<tr><th id="502">502</th><td>    <b>if</b> (Opc == PPC::<span class='error' title="no member named &apos;BC&apos; in namespace &apos;llvm::PPC&apos;">BC</span> || Opc == PPC::<span class='error' title="no member named &apos;BCn&apos; in namespace &apos;llvm::PPC&apos;">BCn</span> || Opc == PPC::<span class='error' title="no member named &apos;BCLR&apos; in namespace &apos;llvm::PPC&apos;">BCLR</span> ||</td></tr>
<tr><th id="503">503</th><td>        Opc == PPC::<span class='error' title="no member named &apos;BCLRn&apos; in namespace &apos;llvm::PPC&apos;">BCLRn</span>)</td></tr>
<tr><th id="504">504</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR">FeedsBR</a> = <var>1</var>;</td></tr>
<tr><th id="505">505</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsLogical">FeedsLogical</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::isCRLogical' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE">isCRLogical</a>(<span class='refarg'><a class="local col8 ref" href="#68UseMI" title='UseMI' data-ref="68UseMI">UseMI</a></span>);</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="local col8 ref" href="#68UseMI" title='UseMI' data-ref="68UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="507">507</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a> = <var>0</var>;</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td>  <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse">SingleUse</a> = <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <i>// We now know whether all the uses of the CR logical are in the same block.</i></td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (!<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary">IsNullary</a>) {</td></tr>
<tr><th id="513">513</th><td>    <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a> &amp;=</td></tr>
<tr><th id="514">514</th><td>      (<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a>)</td></tr>
<tr><th id="516">516</th><td>      <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a> &amp;=</td></tr>
<tr><th id="517">517</th><td>        (<a class="local col4 ref" href="#64MIParam" title='MIParam' data-ref="64MIParam">MIParam</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { Ret.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::dump' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv">dump</a>());</td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a> &amp;&amp; <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a> &amp;&amp; <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse">SingleUse</a>) {</td></tr>
<tr><th id="521">521</th><td>    <a class="ref" href="#33" title='NumContainedSingleUseBinOps' data-ref="NumContainedSingleUseBinOps">NumContainedSingleUseBinOps</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (<a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR">FeedsBR</a> &amp;&amp; <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a>)</td></tr>
<tr><th id="523">523</th><td>      <a class="ref" href="#35" title='NumToSplitBlocks' data-ref="NumToSplitBlocks">NumToSplitBlocks</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td>  <b>return</b> <a class="local col5 ref" href="#65Ret" title='Ret' data-ref="65Ret">Ret</a>;</td></tr>
<tr><th id="526">526</th><td>}</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">/// Looks through a COPY instruction to the actual definition of the CR-bit</i></td></tr>
<tr><th id="529">529</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">/// register and returns the instruction that defines it.</i></td></tr>
<tr><th id="530">530</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">/// FIXME: This currently handles what is by-far the most common case:</i></td></tr>
<tr><th id="531">531</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">/// an instruction that defines a CR field followed by a single copy of a bit</i></td></tr>
<tr><th id="532">532</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">/// from that field into a virtual register. If chains of copies need to be</i></td></tr>
<tr><th id="533">533</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">/// handled, this should have a loop until a non-copy instruction is found.</i></td></tr>
<tr><th id="534">534</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::lookThroughCRCopy' data-type='llvm::MachineInstr * (anonymous namespace)::PPCReduceCRLogicals::lookThroughCRCopy(unsigned int Reg, unsigned int &amp; Subreg, llvm::MachineInstr *&amp; CpDef)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17lookThroughCRCopyEjRjRPN4llvm12MachineInstrE">lookThroughCRCopy</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70Reg" title='Reg' data-type='unsigned int' data-ref="70Reg">Reg</dfn>,</td></tr>
<tr><th id="535">535</th><td>                                                     <em>unsigned</em> &amp;<dfn class="local col1 decl" id="71Subreg" title='Subreg' data-type='unsigned int &amp;' data-ref="71Subreg">Subreg</dfn>,</td></tr>
<tr><th id="536">536</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col2 decl" id="72CpDef" title='CpDef' data-type='llvm::MachineInstr *&amp;' data-ref="72CpDef">CpDef</dfn>) {</td></tr>
<tr><th id="537">537</th><td>  <a class="local col1 ref" href="#71Subreg" title='Subreg' data-ref="71Subreg">Subreg</a> = -<var>1</var>;</td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>))</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="73Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="73Copy">Copy</dfn> = <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>);</td></tr>
<tr><th id="541">541</th><td>  <a class="local col2 ref" href="#72CpDef" title='CpDef' data-ref="72CpDef">CpDef</a> = <a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>;</td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (!<a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="543">543</th><td>    <b>return</b> <a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>;</td></tr>
<tr><th id="544">544</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74CopySrc" title='CopySrc' data-type='unsigned int' data-ref="74CopySrc">CopySrc</dfn> = <a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="545">545</th><td>  <a class="local col1 ref" href="#71Subreg" title='Subreg' data-ref="71Subreg">Subreg</a> = <a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#74CopySrc" title='CopySrc' data-ref="74CopySrc">CopySrc</a>)) {</td></tr>
<tr><th id="547">547</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::PPCRegisterInfo *&apos;"><dfn class="local col5 decl" id="75TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="75TRI">TRI</dfn></span> = &amp;TII-&gt;getRegisterInfo();</td></tr>
<tr><th id="548">548</th><td>    <i>// Set the Subreg</i></td></tr>
<tr><th id="549">549</th><td>    <b>if</b> (CopySrc == PPC::<span class='error' title="no member named &apos;CR0EQ&apos; in namespace &apos;llvm::PPC&apos;">CR0EQ</span> || CopySrc == PPC::<span class='error' title="no member named &apos;CR6EQ&apos; in namespace &apos;llvm::PPC&apos;">CR6EQ</span>)</td></tr>
<tr><th id="550">550</th><td>      Subreg = PPC::<span class='error' title="no member named &apos;sub_eq&apos; in namespace &apos;llvm::PPC&apos;">sub_eq</span>;</td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (CopySrc == PPC::<span class='error' title="no member named &apos;CR0LT&apos; in namespace &apos;llvm::PPC&apos;">CR0LT</span> || CopySrc == PPC::<span class='error' title="no member named &apos;CR6LT&apos; in namespace &apos;llvm::PPC&apos;">CR6LT</span>)</td></tr>
<tr><th id="552">552</th><td>      Subreg = PPC::<span class='error' title="no member named &apos;sub_lt&apos; in namespace &apos;llvm::PPC&apos;">sub_lt</span>;</td></tr>
<tr><th id="553">553</th><td>    <b>if</b> (CopySrc == PPC::<span class='error' title="no member named &apos;CR0GT&apos; in namespace &apos;llvm::PPC&apos;">CR0GT</span> || CopySrc == PPC::<span class='error' title="no member named &apos;CR6GT&apos; in namespace &apos;llvm::PPC&apos;">CR6GT</span>)</td></tr>
<tr><th id="554">554</th><td>      Subreg = PPC::<span class='error' title="no member named &apos;sub_gt&apos; in namespace &apos;llvm::PPC&apos;">sub_gt</span>;</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (CopySrc == PPC::<span class='error' title="no member named &apos;CR0UN&apos; in namespace &apos;llvm::PPC&apos;">CR0UN</span> || CopySrc == PPC::<span class='error' title="no member named &apos;CR6UN&apos; in namespace &apos;llvm::PPC&apos;">CR6UN</span>)</td></tr>
<tr><th id="556">556</th><td>      Subreg = PPC::<span class='error' title="no member named &apos;sub_un&apos; in namespace &apos;llvm::PPC&apos;">sub_un</span>;</td></tr>
<tr><th id="557">557</th><td>    <i>// Loop backwards and return the first MI that modifies the physical CR Reg.</i></td></tr>
<tr><th id="558">558</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="76Me" title='Me' data-type='MachineBasicBlock::iterator' data-ref="76Me">Me</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>, <dfn class="local col7 decl" id="77B" title='B' data-type='MachineBasicBlock::iterator' data-ref="77B">B</dfn> = <a class="local col3 ref" href="#73Copy" title='Copy' data-ref="73Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="559">559</th><td>    <b>while</b> (<a class="local col6 ref" href="#76Me" title='Me' data-ref="76Me">Me</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#77B" title='B' data-ref="77B">B</a>)</td></tr>
<tr><th id="560">560</th><td>      <b>if</b> ((--Me)-&gt;modifiesRegister(CopySrc, TRI))</td></tr>
<tr><th id="561">561</th><td>        <b>return</b> &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#76Me" title='Me' data-ref="76Me">Me</a>;</td></tr>
<tr><th id="562">562</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="563">563</th><td>  }</td></tr>
<tr><th id="564">564</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#74CopySrc" title='CopySrc' data-ref="74CopySrc">CopySrc</a>);</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10initializeERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCReduceCRLogicals::initialize' data-type='void (anonymous namespace)::PPCReduceCRLogicals::initialize(llvm::MachineFunction &amp; MFParam)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10initializeERN4llvm15MachineFunctionE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MFParam" title='MFParam' data-type='llvm::MachineFunction &amp;' data-ref="78MFParam">MFParam</dfn>) {</td></tr>
<tr><th id="568">568</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MF" title='(anonymous namespace)::PPCReduceCRLogicals::MF' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MF">MF</a> = &amp;<a class="local col8 ref" href="#78MFParam" title='MFParam' data-ref="78MFParam">MFParam</a>;</td></tr>
<tr><th id="569">569</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MF" title='(anonymous namespace)::PPCReduceCRLogicals::MF' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="570">570</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::TII" title='(anonymous namespace)::PPCReduceCRLogicals::TII' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MF" title='(anonymous namespace)::PPCReduceCRLogicals::MF' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="571">571</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MBPI" title='(anonymous namespace)::PPCReduceCRLogicals::MBPI' data-use='w' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MBPI">MBPI</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-use='c' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">/// Contains all the implemented transformations on CR logical operations.</i></td></tr>
<tr><th id="577">577</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">/// For example, a binary CR logical can be used to split a block on its inputs,</i></td></tr>
<tr><th id="578">578</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">/// a unary CR logical might be used to change the condition code on a</i></td></tr>
<tr><th id="579">579</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">/// comparison feeding it. A nullary CR logical might simply be removable</i></td></tr>
<tr><th id="580">580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">/// if the user of the bit it [un]sets can be transformed.</i></td></tr>
<tr><th id="581">581</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE" title='(anonymous namespace)::PPCReduceCRLogicals::handleCROp' data-type='bool (anonymous namespace)::PPCReduceCRLogicals::handleCROp((anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp; CRI)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals10handleCROpERNS0_15CRLogicalOpInfoE">handleCROp</dfn>(<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a> &amp;<dfn class="local col9 decl" id="79CRI" title='CRI' data-type='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp;' data-ref="79CRI">CRI</dfn>) {</td></tr>
<tr><th id="582">582</th><td>  <i>// We can definitely split a block on the inputs to a binary CR operation</i></td></tr>
<tr><th id="583">583</th><td><i>  // whose defs and (single) use are within the same block.</i></td></tr>
<tr><th id="584">584</th><td>  <em>bool</em> <dfn class="local col0 decl" id="80Changed" title='Changed' data-type='bool' data-ref="80Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="585">585</th><td>  <b>if</b> (<a class="local col9 ref" href="#79CRI" title='CRI' data-ref="79CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a> &amp;&amp; <a class="local col9 ref" href="#79CRI" title='CRI' data-ref="79CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::ContainedInBlock">ContainedInBlock</a> &amp;&amp; <a class="local col9 ref" href="#79CRI" title='CRI' data-ref="79CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::SingleUse">SingleUse</a> &amp;&amp; <a class="local col9 ref" href="#79CRI" title='CRI' data-ref="79CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::FeedsBR">FeedsBR</a> &amp;&amp;</td></tr>
<tr><th id="586">586</th><td>      <a class="local col9 ref" href="#79CRI" title='CRI' data-ref="79CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::DefsSingleUse">DefsSingleUse</a>) {</td></tr>
<tr><th id="587">587</th><td>    <a class="local col0 ref" href="#80Changed" title='Changed' data-ref="80Changed">Changed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE" title='(anonymous namespace)::PPCReduceCRLogicals::splitBlockOnBinaryCROp' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">splitBlockOnBinaryCROp</a>(<span class='refarg'><a class="local col9 ref" href="#79CRI" title='CRI' data-ref="79CRI">CRI</a></span>);</td></tr>
<tr><th id="588">588</th><td>    <b>if</b> (<a class="local col0 ref" href="#80Changed" title='Changed' data-ref="80Changed">Changed</a>)</td></tr>
<tr><th id="589">589</th><td>      <a class="ref" href="#42" title='NumBlocksSplitOnBinaryCROp' data-ref="NumBlocksSplitOnBinaryCROp">NumBlocksSplitOnBinaryCROp</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="590">590</th><td>  }</td></tr>
<tr><th id="591">591</th><td>  <b>return</b> <a class="local col0 ref" href="#80Changed" title='Changed' data-ref="80Changed">Changed</a>;</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">/// Splits a block that contains a CR-logical operation that feeds a branch</i></td></tr>
<tr><th id="595">595</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">/// and whose operands are produced within the block.</i></td></tr>
<tr><th id="596">596</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">/// Example:</i></td></tr>
<tr><th id="597">597</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr5&lt;def&gt; = CMPDI %vr2, 0; CRRC:%vr5 G8RC:%vr2</i></td></tr>
<tr><th id="598">598</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr6&lt;def&gt; = COPY %vr5:sub_eq; CRBITRC:%vr6 CRRC:%vr5</i></td></tr>
<tr><th id="599">599</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr7&lt;def&gt; = CMPDI %vr3, 0; CRRC:%vr7 G8RC:%vr3</i></td></tr>
<tr><th id="600">600</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr8&lt;def&gt; = COPY %vr7:sub_eq; CRBITRC:%vr8 CRRC:%vr7</i></td></tr>
<tr><th id="601">601</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr9&lt;def&gt; = CROR %vr6&lt;kill&gt;, %vr8&lt;kill&gt;; CRBITRC:%vr9,%vr6,%vr8</i></td></tr>
<tr><th id="602">602</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    BC %vr9&lt;kill&gt;, &lt;BB#2&gt;; CRBITRC:%vr9</i></td></tr>
<tr><th id="603">603</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">/// Becomes:</i></td></tr>
<tr><th id="604">604</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr5&lt;def&gt; = CMPDI %vr2, 0; CRRC:%vr5 G8RC:%vr2</i></td></tr>
<tr><th id="605">605</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr6&lt;def&gt; = COPY %vr5:sub_eq; CRBITRC:%vr6 CRRC:%vr5</i></td></tr>
<tr><th id="606">606</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    BC %vr6&lt;kill&gt;, &lt;BB#2&gt;; CRBITRC:%vr6</i></td></tr>
<tr><th id="607">607</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///</i></td></tr>
<tr><th id="608">608</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr7&lt;def&gt; = CMPDI %vr3, 0; CRRC:%vr7 G8RC:%vr3</i></td></tr>
<tr><th id="609">609</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    %vr8&lt;def&gt; = COPY %vr7:sub_eq; CRBITRC:%vr8 CRRC:%vr7</i></td></tr>
<tr><th id="610">610</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">///    BC %vr9&lt;kill&gt;, &lt;BB#2&gt;; CRBITRC:%vr9</i></td></tr>
<tr><th id="611">611</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE" title='(anonymous namespace)::PPCReduceCRLogicals::splitBlockOnBinaryCROp' data-type='bool (anonymous namespace)::PPCReduceCRLogicals::splitBlockOnBinaryCROp((anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp; CRI)' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals22splitBlockOnBinaryCROpERNS0_15CRLogicalOpInfoE">splitBlockOnBinaryCROp</dfn>(<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo">CRLogicalOpInfo</a> &amp;<dfn class="local col1 decl" id="81CRI" title='CRI' data-type='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo &amp;' data-ref="81CRI">CRI</dfn>) {</td></tr>
<tr><th id="612">612</th><td>  <b>if</b> (<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="613">613</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Unable to split as the two operands are the same\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to split as the two operands are the same\n"</q>);</td></tr>
<tr><th id="614">614</th><td>    <a class="ref" href="#44" title='NumNotSplitIdenticalOperands' data-ref="NumNotSplitIdenticalOperands">NumNotSplitIdenticalOperands</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="615">615</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() ||</td></tr>
<tr><th id="618">618</th><td>      <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="619">619</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Unable to split because one of the operands is a PHI or &quot; &quot;chain of copies.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="620">620</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to split because one of the operands is a PHI or "</q></td></tr>
<tr><th id="621">621</th><td>                  <q>"chain of copies.\n"</q>);</td></tr>
<tr><th id="622">622</th><td>    <a class="ref" href="#46" title='NumNotSplitChainCopies' data-ref="NumNotSplitChainCopies">NumNotSplitChainCopies</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="623">623</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td>  <i>// Note: keep in sync with computeBranchTargetAndInversion().</i></td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (CRI.MI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;CROR&apos; in namespace &apos;llvm::PPC&apos;">CROR</span> &amp;&amp;</td></tr>
<tr><th id="627">627</th><td>      CRI.MI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;CRAND&apos; in namespace &apos;llvm::PPC&apos;">CRAND</span> &amp;&amp;</td></tr>
<tr><th id="628">628</th><td>      CRI.MI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;CRNOR&apos; in namespace &apos;llvm::PPC&apos;">CRNOR</span> &amp;&amp;</td></tr>
<tr><th id="629">629</th><td>      CRI.MI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;CRNAND&apos; in namespace &apos;llvm::PPC&apos;">CRNAND</span> &amp;&amp;</td></tr>
<tr><th id="630">630</th><td>      CRI.MI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;CRORC&apos; in namespace &apos;llvm::PPC&apos;">CRORC</span> &amp;&amp;</td></tr>
<tr><th id="631">631</th><td>      CRI.MI-&gt;getOpcode() != PPC::<span class='error' title="no member named &apos;CRANDC&apos; in namespace &apos;llvm::PPC&apos;">CRANDC</span>) {</td></tr>
<tr><th id="632">632</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Unable to split blocks on this opcode.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unable to split blocks on this opcode.\n"</q>);</td></tr>
<tr><th id="633">633</th><td>    <a class="ref" href="#48" title='NumNotSplitWrongOpcode' data-ref="NumNotSplitWrongOpcode">NumNotSplitWrongOpcode</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="634">634</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="635">635</th><td>  }</td></tr>
<tr><th id="636">636</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Splitting the following CR op:\n&quot;; CRI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Splitting the following CR op:\n"</q>; <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::dump' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals15CRLogicalOpInfo4dumpEv">dump</a>());</td></tr>
<tr><th id="637">637</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="82Def1It" title='Def1It' data-type='MachineBasicBlock::iterator' data-ref="82Def1It">Def1It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="638">638</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="83Def2It" title='Def2It' data-type='MachineBasicBlock::iterator' data-ref="83Def2It">Def2It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <em>bool</em> <dfn class="local col4 decl" id="84UsingDef1" title='UsingDef1' data-type='bool' data-ref="84UsingDef1">UsingDef1</dfn> = <b>false</b>;</td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85SplitBefore" title='SplitBefore' data-type='llvm::MachineInstr *' data-ref="85SplitBefore">SplitBefore</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#83Def2It" title='Def2It' data-ref="83Def2It">Def2It</a>;</td></tr>
<tr><th id="642">642</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="86E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="86E">E</dfn> = <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#83Def2It" title='Def2It' data-ref="83Def2It">Def2It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#86E" title='E' data-ref="86E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#83Def2It" title='Def2It' data-ref="83Def2It">Def2It</a>) {</td></tr>
<tr><th id="643">643</th><td>    <b>if</b> (<a class="local col2 ref" href="#82Def1It" title='Def1It' data-ref="82Def1It">Def1It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#83Def2It" title='Def2It' data-ref="83Def2It">Def2It</a>) { <i>// Def2 comes before Def1.</i></td></tr>
<tr><th id="644">644</th><td>      <a class="local col5 ref" href="#85SplitBefore" title='SplitBefore' data-ref="85SplitBefore">SplitBefore</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#82Def1It" title='Def1It' data-ref="82Def1It">Def1It</a>;</td></tr>
<tr><th id="645">645</th><td>      <a class="local col4 ref" href="#84UsingDef1" title='UsingDef1' data-ref="84UsingDef1">UsingDef1</a> = <b>true</b>;</td></tr>
<tr><th id="646">646</th><td>      <b>break</b>;</td></tr>
<tr><th id="647">647</th><td>    }</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;We will split the following block:\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"We will split the following block:\n"</q>;);</td></tr>
<tr><th id="651">651</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { CRI.MI-&gt;getParent()-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4dumpEv" title='llvm::MachineBasicBlock::dump' data-ref="_ZNK4llvm17MachineBasicBlock4dumpEv">dump</a>());</td></tr>
<tr><th id="652">652</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Before instruction:\n&quot;; SplitBefore-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Before instruction:\n"</q>; <a class="local col5 ref" href="#85SplitBefore" title='SplitBefore' data-ref="85SplitBefore">SplitBefore</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i>// Get the branch instruction.</i></td></tr>
<tr><th id="655">655</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="87Branch">Branch</dfn> =</td></tr>
<tr><th id="656">656</th><td>    <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MRI" title='(anonymous namespace)::PPCReduceCRLogicals::MRI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <i>// We want the new block to have no code in it other than the definition</i></td></tr>
<tr><th id="659">659</th><td><i>  // of the input to the CR logical and the CR logical itself. So we move</i></td></tr>
<tr><th id="660">660</th><td><i>  // those to the bottom of the block (just before the branch). Then we</i></td></tr>
<tr><th id="661">661</th><td><i>  // will split before the CR logical.</i></td></tr>
<tr><th id="662">662</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="88MBB">MBB</dfn> = <a class="local col5 ref" href="#85SplitBefore" title='SplitBefore' data-ref="85SplitBefore">SplitBefore</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="663">663</th><td>  <em>auto</em> <dfn class="local col9 decl" id="89FirstTerminator" title='FirstTerminator' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="89FirstTerminator">FirstTerminator</dfn> = <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="664">664</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="90FirstInstrToMove" title='FirstInstrToMove' data-type='MachineBasicBlock::iterator' data-ref="90FirstInstrToMove">FirstInstrToMove</dfn> =</td></tr>
<tr><th id="665">665</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#84UsingDef1" title='UsingDef1' data-ref="84UsingDef1">UsingDef1</a> ? <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> : <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="666">666</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="91SecondInstrToMove" title='SecondInstrToMove' data-type='MachineBasicBlock::iterator' data-ref="91SecondInstrToMove">SecondInstrToMove</dfn> =</td></tr>
<tr><th id="667">667</th><td>    <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#84UsingDef1" title='UsingDef1' data-ref="84UsingDef1">UsingDef1</a> ? <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> : <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i>// The instructions that need to be moved are not guaranteed to be</i></td></tr>
<tr><th id="670">670</th><td><i>  // contiguous. Move them individually.</i></td></tr>
<tr><th id="671">671</th><td><i>  // FIXME: If one of the operands is a chain of (single use) copies, they</i></td></tr>
<tr><th id="672">672</th><td><i>  // can all be moved and we can still split.</i></td></tr>
<tr><th id="673">673</th><td>  <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89FirstTerminator" title='FirstTerminator' data-ref="89FirstTerminator">FirstTerminator</a>, <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90FirstInstrToMove" title='FirstInstrToMove' data-ref="90FirstInstrToMove">FirstInstrToMove</a>);</td></tr>
<tr><th id="674">674</th><td>  <b>if</b> (<a class="local col0 ref" href="#90FirstInstrToMove" title='FirstInstrToMove' data-ref="90FirstInstrToMove">FirstInstrToMove</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#91SecondInstrToMove" title='SecondInstrToMove' data-ref="91SecondInstrToMove">SecondInstrToMove</a>)</td></tr>
<tr><th id="675">675</th><td>    <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89FirstTerminator" title='FirstTerminator' data-ref="89FirstTerminator">FirstTerminator</a>, <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91SecondInstrToMove" title='SecondInstrToMove' data-ref="91SecondInstrToMove">SecondInstrToMove</a>);</td></tr>
<tr><th id="676">676</th><td>  <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#89FirstTerminator" title='FirstTerminator' data-ref="89FirstTerminator">FirstTerminator</a>, <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>);</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92Opc" title='Opc' data-type='unsigned int' data-ref="92Opc">Opc</dfn> = <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="679">679</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93InvertOrigBranch" title='InvertOrigBranch' data-type='bool' data-ref="93InvertOrigBranch">InvertOrigBranch</dfn>, <dfn class="local col4 decl" id="94InvertNewBranch" title='InvertNewBranch' data-type='bool' data-ref="94InvertNewBranch">InvertNewBranch</dfn>, <dfn class="local col5 decl" id="95TargetIsFallThrough" title='TargetIsFallThrough' data-type='bool' data-ref="95TargetIsFallThrough">TargetIsFallThrough</dfn>;</td></tr>
<tr><th id="680">680</th><td>  <a class="tu ref" href="#_ZL31computeBranchTargetAndInversionjjbRbS_S_" title='computeBranchTargetAndInversion' data-use='c' data-ref="_ZL31computeBranchTargetAndInversionjjbRbS_S_">computeBranchTargetAndInversion</a>(<a class="local col2 ref" href="#92Opc" title='Opc' data-ref="92Opc">Opc</a>, <a class="local col7 ref" href="#87Branch" title='Branch' data-ref="87Branch">Branch</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col4 ref" href="#84UsingDef1" title='UsingDef1' data-ref="84UsingDef1">UsingDef1</a>,</td></tr>
<tr><th id="681">681</th><td>                                  <span class='refarg'><a class="local col4 ref" href="#94InvertNewBranch" title='InvertNewBranch' data-ref="94InvertNewBranch">InvertNewBranch</a></span>, <span class='refarg'><a class="local col3 ref" href="#93InvertOrigBranch" title='InvertOrigBranch' data-ref="93InvertOrigBranch">InvertOrigBranch</a></span>,</td></tr>
<tr><th id="682">682</th><td>                                  <span class='refarg'><a class="local col5 ref" href="#95TargetIsFallThrough" title='TargetIsFallThrough' data-ref="95TargetIsFallThrough">TargetIsFallThrough</a></span>);</td></tr>
<tr><th id="683">683</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="96SplitCond" title='SplitCond' data-type='llvm::MachineInstr *' data-ref="96SplitCond">SplitCond</dfn> =</td></tr>
<tr><th id="684">684</th><td>    <a class="local col4 ref" href="#84UsingDef1" title='UsingDef1' data-ref="84UsingDef1">UsingDef1</a> ? <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a> : <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="685">685</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;We will &quot; &lt;&lt; (InvertNewBranch ? &quot;invert&quot; : &quot;copy&quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"We will "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col4 ref" href="#94InvertNewBranch" title='InvertNewBranch' data-ref="94InvertNewBranch">InvertNewBranch</a> ? <q>"invert"</q> : <q>"copy"</q>));</td></tr>
<tr><th id="686">686</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot; the original branch and the target is the &quot; &lt;&lt; (TargetIsFallThrough ? &quot;fallthrough block\n&quot; : &quot;orig. target block\n&quot;); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" the original branch and the target is the "</q></td></tr>
<tr><th id="687">687</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col5 ref" href="#95TargetIsFallThrough" title='TargetIsFallThrough' data-ref="95TargetIsFallThrough">TargetIsFallThrough</a> ? <q>"fallthrough block\n"</q></td></tr>
<tr><th id="688">688</th><td>                                            : <q>"orig. target block\n"</q>));</td></tr>
<tr><th id="689">689</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;ppc-reduce-cr-ops&quot;)) { dbgs() &lt;&lt; &quot;Original branch instruction: &quot;; Branch-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Original branch instruction: "</q>; <a class="local col7 ref" href="#87Branch" title='Branch' data-ref="87Branch">Branch</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="#BlockSplitInfo" title='BlockSplitInfo' data-ref="BlockSplitInfo">BlockSplitInfo</a> <dfn class="local col7 decl" id="97BSI" title='BSI' data-type='BlockSplitInfo' data-ref="97BSI">BSI</dfn> { <a class="local col7 ref" href="#87Branch" title='Branch' data-ref="87Branch">Branch</a>, <a class="local col5 ref" href="#85SplitBefore" title='SplitBefore' data-ref="85SplitBefore">SplitBefore</a>, <a class="local col6 ref" href="#96SplitCond" title='SplitCond' data-ref="96SplitCond">SplitCond</a>, <a class="local col4 ref" href="#94InvertNewBranch" title='InvertNewBranch' data-ref="94InvertNewBranch">InvertNewBranch</a>,</td></tr>
<tr><th id="691">691</th><td>    <a class="local col3 ref" href="#93InvertOrigBranch" title='InvertOrigBranch' data-ref="93InvertOrigBranch">InvertOrigBranch</a>, <a class="local col5 ref" href="#95TargetIsFallThrough" title='TargetIsFallThrough' data-ref="95TargetIsFallThrough">TargetIsFallThrough</a>, <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MBPI" title='(anonymous namespace)::PPCReduceCRLogicals::MBPI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MBPI">MBPI</a>, <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::MI">MI</a>,</td></tr>
<tr><th id="692">692</th><td>    <a class="local col4 ref" href="#84UsingDef1" title='UsingDef1' data-ref="84UsingDef1">UsingDef1</a> ? <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> : <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::CopyDefs">CopyDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a> };</td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="local col8 decl" id="98Changed" title='Changed' data-type='bool' data-ref="98Changed">Changed</dfn> = <a class="tu ref" href="#_ZL8splitMBBR14BlockSplitInfo" title='splitMBB' data-use='c' data-ref="_ZL8splitMBBR14BlockSplitInfo">splitMBB</a>(<span class='refarg'><a class="local col7 ref" href="#97BSI" title='BSI' data-ref="97BSI">BSI</a></span>);</td></tr>
<tr><th id="694">694</th><td>  <i>// If we've split on a CR logical that is fed by a CR logical,</i></td></tr>
<tr><th id="695">695</th><td><i>  // recompute the source CR logical as it may be usable for splitting.</i></td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (<a class="local col8 ref" href="#98Changed" title='Changed' data-ref="98Changed">Changed</a>) {</td></tr>
<tr><th id="697">697</th><td>    <em>bool</em> <dfn class="local col9 decl" id="99Input1CRlogical" title='Input1CRlogical' data-type='bool' data-ref="99Input1CRlogical">Input1CRlogical</dfn> =</td></tr>
<tr><th id="698">698</th><td>      <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::isCRLogical' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE">isCRLogical</a>(<span class='refarg'>*<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a></span>);</td></tr>
<tr><th id="699">699</th><td>    <em>bool</em> <dfn class="local col0 decl" id="100Input2CRlogical" title='Input2CRlogical' data-type='bool' data-ref="100Input2CRlogical">Input2CRlogical</dfn> =</td></tr>
<tr><th id="700">700</th><td>      <a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a> &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::isCRLogical' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE">isCRLogical</a>(<span class='refarg'>*<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a></span>);</td></tr>
<tr><th id="701">701</th><td>    <b>if</b> (<a class="local col9 ref" href="#99Input1CRlogical" title='Input1CRlogical' data-ref="99Input1CRlogical">Input1CRlogical</a>)</td></tr>
<tr><th id="702">702</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE">createCRLogicalOpInfo</a>(<span class='refarg'>*<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a></span>));</td></tr>
<tr><th id="703">703</th><td>    <b>if</b> (<a class="local col0 ref" href="#100Input2CRlogical" title='Input2CRlogical' data-ref="100Input2CRlogical">Input2CRlogical</a>)</td></tr>
<tr><th id="704">704</th><td>      <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE">createCRLogicalOpInfo</a>(<span class='refarg'>*<a class="local col1 ref" href="#81CRI" title='CRI' data-ref="81CRI">CRI</a>.<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::TrueDefs">TrueDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a></span>));</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td>  <b>return</b> <a class="local col8 ref" href="#98Changed" title='Changed' data-ref="98Changed">Changed</a>;</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17collectCRLogicalsEv" title='(anonymous namespace)::PPCReduceCRLogicals::collectCRLogicals' data-type='void (anonymous namespace)::PPCReduceCRLogicals::collectCRLogicals()' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals17collectCRLogicalsEv">collectCRLogicals</dfn>() {</td></tr>
<tr><th id="710">710</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="101MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="101MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::MF" title='(anonymous namespace)::PPCReduceCRLogicals::MF' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::MF">MF</a>) {</td></tr>
<tr><th id="711">711</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="102MI">MI</dfn> : <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>) {</td></tr>
<tr><th id="712">712</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::isCRLogical' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals11isCRLogicalERN4llvm12MachineInstrE">isCRLogical</a>(<span class='refarg'><a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a></span>)) {</td></tr>
<tr><th id="713">713</th><td>        <a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCReduceCRLogicals::createCRLogicalOpInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicals21createCRLogicalOpInfoERN4llvm12MachineInstrE">createCRLogicalOpInfo</a>(<span class='refarg'><a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI">MI</a></span>));</td></tr>
<tr><th id="714">714</th><td>        <a class="ref" href="#37" title='TotalCRLogicals' data-ref="TotalCRLogicals">TotalCRLogicals</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="715">715</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-use='c' data-ref="_ZNSt6vector4backEv">back</a>().<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsNullary">IsNullary</a>)</td></tr>
<tr><th id="716">716</th><td>          <a class="ref" href="#38" title='TotalNullaryCRLogicals' data-ref="TotalNullaryCRLogicals">TotalNullaryCRLogicals</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="717">717</th><td>        <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps" title='(anonymous namespace)::PPCReduceCRLogicals::AllCRLogicalOps' data-use='m' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::AllCRLogicalOps">AllCRLogicalOps</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-use='c' data-ref="_ZNSt6vector4backEv">back</a>().<a class="tu ref" href="#(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary" title='(anonymous namespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary' data-use='r' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::CRLogicalOpInfo::IsBinary">IsBinary</a>)</td></tr>
<tr><th id="718">718</th><td>          <a class="ref" href="#41" title='TotalBinaryCRLogicals' data-ref="TotalBinaryCRLogicals">TotalBinaryCRLogicals</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="719">719</th><td>        <b>else</b></td></tr>
<tr><th id="720">720</th><td>          <a class="ref" href="#40" title='TotalUnaryCRLogicals' data-ref="TotalUnaryCRLogicals">TotalUnaryCRLogicals</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="721">721</th><td>      }</td></tr>
<tr><th id="722">722</th><td>    }</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td>}</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializePPCReduceCRLogicalsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(PPCReduceCRLogicals, DEBUG_TYPE,</td></tr>
<tr><th id="729">729</th><td>                      <q>"PowerPC Reduce CR logical Operation"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="730">730</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="731">731</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;PowerPC Reduce CR logical Operation&quot;, &quot;ppc-reduce-cr-ops&quot;, &amp;PPCReduceCRLogicals::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCReduceCRLogicals&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCReduceCRLogicalsPassFlag; void llvm::initializePPCReduceCRLogicalsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCReduceCRLogicalsPassFlag, initializePPCReduceCRLogicalsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>, <a class="macro" href="#31" title="&quot;ppc-reduce-cr-ops&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="732">732</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC Reduce CR logical Operation"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCReduceCRLogicals::ID" title='(anonymous namespace)::PPCReduceCRLogicals::ID' data-type='char' data-ref="(anonymousnamespace)::PPCReduceCRLogicals::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="735">735</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="736">736</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createPPCReduceCRLogicalsPassEv" title='llvm::createPPCReduceCRLogicalsPass' data-ref="_ZN4llvm29createPPCReduceCRLogicalsPassEv">createPPCReduceCRLogicalsPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCReduceCRLogicals" title='(anonymous namespace)::PPCReduceCRLogicals' data-ref="(anonymousnamespace)::PPCReduceCRLogicals">PPCReduceCRLogicals</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119PPCReduceCRLogicalsC1Ev" title='(anonymous namespace)::PPCReduceCRLogicals::PPCReduceCRLogicals' data-use='c' data-ref="_ZN12_GLOBAL__N_119PPCReduceCRLogicalsC1Ev">(</a>); }</td></tr>
<tr><th id="737">737</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
