###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID ws34)
#  Generated on:      Thu May 26 19:21:56 2016
#  Design:            square_root_finder
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin state_reg_0_/CK 
Endpoint:   state_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_3_/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.184
+ Phase Shift                  20.000
= Required Time                20.249
- Arrival Time                 19.950
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    0.299 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    0.526 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    0.590 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    0.724 | 
     | g_reg_3_         | CK ^ -> Q ^  | DFFRHQX1  | 0.382 |   0.807 |    1.106 | 
     | U430             | A ^ -> Y v   | INVX1     | 0.150 |   0.958 |    1.256 | 
     | U343             | A v -> Y ^   | CLKINVX3  | 0.114 |   1.071 |    1.370 | 
     | FE_OFC17_sqrt_3_ | A ^ -> Y ^   | BUFX20    | 0.161 |   1.233 |    1.532 | 
     | mult_33/U41      | A ^ -> Y v   | INVX8     | 0.197 |   1.429 |    1.728 | 
     | mult_33/U55      | A v -> Y ^   | INVX8     | 0.094 |   1.523 |    1.822 | 
     | mult_33/U39      | A ^ -> Y v   | CLKINVX8  | 0.160 |   1.683 |    1.982 | 
     | mult_33/U602     | A v -> Y ^   | NOR2X4    | 0.136 |   1.819 |    2.118 | 
     | mult_33/U33      | B ^ -> Y ^   | XOR2X2    | 0.248 |   2.068 |    2.366 | 
     | mult_33/S2_2_1   | CI ^ -> CO ^ | ADDFX2    | 0.294 |   2.362 |    2.661 | 
     | mult_33/S2_3_1   | B ^ -> CO ^  | ADDFX2    | 0.586 |   2.948 |    3.247 | 
     | mult_33/S2_4_1   | B ^ -> CO ^  | ADDFX2    | 0.583 |   3.531 |    3.830 | 
     | mult_33/S2_5_1   | B ^ -> CO ^  | ADDFX2    | 0.581 |   4.112 |    4.411 | 
     | mult_33/S2_6_1   | B ^ -> CO ^  | ADDFX2    | 0.581 |   4.693 |    4.992 | 
     | mult_33/S2_7_1   | B ^ -> CO ^  | ADDFX2    | 0.585 |   5.278 |    5.577 | 
     | mult_33/S2_8_1   | B ^ -> CO ^  | ADDFX2    | 0.583 |   5.861 |    6.159 | 
     | mult_33/S2_9_1   | B ^ -> CO ^  | ADDFX2    | 0.583 |   6.444 |    6.743 | 
     | mult_33/S2_10_1  | B ^ -> CO ^  | ADDFX2    | 0.586 |   7.030 |    7.329 | 
     | mult_33/S2_11_1  | B ^ -> CO ^  | ADDFX1    | 0.570 |   7.600 |    7.899 | 
     | mult_33/S2_12_1  | B ^ -> CO ^  | ADDFX2    | 0.593 |   8.193 |    8.492 | 
     | mult_33/S2_13_1  | B ^ -> CO ^  | ADDFX2    | 0.583 |   8.776 |    9.074 | 
     | mult_33/S2_14_1  | B ^ -> CO ^  | ADDFX2    | 0.588 |   9.364 |    9.662 | 
     | mult_33/S2_15_1  | B ^ -> CO ^  | ADDFX2    | 0.588 |   9.952 |   10.250 | 
     | mult_33/S2_16_1  | B ^ -> CO ^  | ADDFX2    | 0.591 |  10.542 |   10.841 | 
     | mult_33/S2_17_1  | B ^ -> CO ^  | ADDFX1    | 0.572 |  11.114 |   11.413 | 
     | mult_33/S2_18_1  | B ^ -> CO ^  | ADDFX2    | 0.593 |  11.707 |   12.006 | 
     | mult_33/S2_19_1  | B ^ -> CO ^  | ADDFX2    | 0.585 |  12.293 |   12.591 | 
     | mult_33/S2_20_1  | B ^ -> CO ^  | ADDFX2    | 0.582 |  12.875 |   13.174 | 
     | mult_33/S2_21_1  | B ^ -> CO ^  | ADDFX2    | 0.587 |  13.462 |   13.760 | 
     | mult_33/S2_22_1  | B ^ -> CO ^  | ADDFX2    | 0.587 |  14.049 |   14.348 | 
     | mult_33/S2_23_1  | B ^ -> CO ^  | ADDFX2    | 0.587 |  14.636 |   14.935 | 
     | mult_33/S2_24_1  | B ^ -> CO ^  | ADDFX2    | 0.583 |  15.219 |   15.518 | 
     | mult_33/S2_25_1  | B ^ -> CO ^  | ADDFX1    | 0.570 |  15.789 |   16.088 | 
     | mult_33/S2_26_1  | B ^ -> CO ^  | ADDFX2    | 0.591 |  16.380 |   16.679 | 
     | mult_33/S2_27_1  | B ^ -> CO ^  | ADDFX2    | 0.590 |  16.970 |   17.269 | 
     | mult_33/S2_28_1  | B ^ -> CO ^  | ADDFX2    | 0.589 |  17.559 |   17.858 | 
     | mult_33/S2_29_1  | B ^ -> CO ^  | ADDFX2    | 0.615 |  18.174 |   18.473 | 
     | mult_33/S2_30_1  | B ^ -> Y v   | XOR3X2    | 0.444 |  18.619 |   18.917 | 
     | mult_33/U70      | B v -> Y ^   | XOR2X4    | 0.245 |  18.864 |   19.163 | 
     | sub_33/U35       | A ^ -> Y ^   | XOR2X4    | 0.209 |  19.072 |   19.371 | 
     | U322             | A ^ -> Y v   | NOR4X2    | 0.073 |  19.145 |   19.444 | 
     | U337             | D v -> Y v   | AND4X4    | 0.263 |  19.409 |   19.707 | 
     | U329             | D v -> Y v   | AND4X4    | 0.256 |  19.665 |   19.964 | 
     | U327             | A0 v -> Y ^  | AOI21X2   | 0.131 |  19.796 |   20.095 | 
     | U326             | D ^ -> Y v   | NAND4BX1  | 0.154 |  19.950 |   20.249 | 
     | state_reg_0_     | D v          | DFFRXL    | 0.000 |  19.950 |   20.249 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |              |            |           |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+---------+----------| 
     |              | clk ^      |           |       |   0.000 |   -0.299 | 
     | clk__L1_I0   | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -0.071 | 
     | clk__L2_I1   | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |   -0.007 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |    0.129 | 
     | state_reg_0_ | CK ^       | DFFRXL    | 0.005 |   0.433 |    0.134 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin cat_reg_0_/CK 
Endpoint:   cat_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.160
+ Phase Shift                  20.000
= Required Time                20.273
- Arrival Time                 19.963
= Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    0.311 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    0.538 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    0.602 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    0.736 | 
     | g_reg_0_         | CK ^ -> Q ^  | DFFRHQX4  | 0.308 |   0.733 |    1.043 | 
     | U433             | A ^ -> Y v   | CLKINVX3  | 0.100 |   0.833 |    1.144 | 
     | U336             | A v -> Y ^   | CLKINVX3  | 0.093 |   0.926 |    1.237 | 
     | FE_OFC20_sqrt_0_ | A ^ -> Y ^   | BUFX16    | 0.173 |   1.099 |    1.409 | 
     | mult_31/U314     | A ^ -> Y ^   | AND2X1    | 0.325 |   1.424 |    1.735 | 
     | mult_31/U44      | B ^ -> Y ^   | XOR2X1    | 0.321 |   1.746 |    2.056 | 
     | mult_31/S1_2_0   | CI ^ -> CO ^ | ADDFX2    | 0.313 |   2.059 |    2.369 | 
     | mult_31/S1_3_0   | B ^ -> CO ^  | ADDFX2    | 0.585 |   2.644 |    2.955 | 
     | mult_31/S1_4_0   | B ^ -> CO ^  | ADDFX2    | 0.582 |   3.226 |    3.537 | 
     | mult_31/S1_5_0   | B ^ -> CO ^  | ADDFX2    | 0.582 |   3.808 |    4.118 | 
     | mult_31/S1_6_0   | B ^ -> CO ^  | ADDFX1    | 0.569 |   4.376 |    4.687 | 
     | mult_31/S1_7_0   | B ^ -> CO ^  | ADDFX1    | 0.579 |   4.955 |    5.266 | 
     | mult_31/S1_8_0   | B ^ -> CO ^  | ADDFX2    | 0.592 |   5.548 |    5.858 | 
     | mult_31/S1_9_0   | B ^ -> CO ^  | ADDFX2    | 0.585 |   6.132 |    6.443 | 
     | mult_31/S1_10_0  | B ^ -> CO ^  | ADDFX2    | 0.582 |   6.714 |    7.025 | 
     | mult_31/S1_11_0  | B ^ -> CO ^  | ADDFX2    | 0.581 |   7.296 |    7.606 | 
     | mult_31/S1_12_0  | B ^ -> CO ^  | ADDFX1    | 0.569 |   7.864 |    8.175 | 
     | mult_31/S1_13_0  | B ^ -> CO ^  | ADDFX1    | 0.579 |   8.443 |    8.753 | 
     | mult_31/S1_14_0  | B ^ -> CO ^  | ADDFX2    | 0.593 |   9.036 |    9.346 | 
     | mult_31/S1_15_0  | B ^ -> CO ^  | ADDFX1    | 0.570 |   9.606 |    9.916 | 
     | mult_31/S1_16_0  | B ^ -> CO ^  | ADDFX2    | 0.592 |  10.197 |   10.508 | 
     | mult_31/S1_17_0  | B ^ -> CO ^  | ADDFX2    | 0.582 |  10.779 |   11.089 | 
     | mult_31/S1_18_0  | B ^ -> CO ^  | ADDFX2    | 0.583 |  11.362 |   11.673 | 
     | mult_31/S1_19_0  | B ^ -> CO ^  | ADDFX2    | 0.582 |  11.944 |   12.255 | 
     | mult_31/S1_20_0  | B ^ -> CO ^  | ADDFX2    | 0.582 |  12.527 |   12.837 | 
     | mult_31/S1_21_0  | B ^ -> CO ^  | ADDFX2    | 0.587 |  13.114 |   13.424 | 
     | mult_31/S1_22_0  | B ^ -> CO ^  | ADDFX2    | 0.584 |  13.698 |   14.008 | 
     | mult_31/S1_23_0  | B ^ -> CO ^  | ADDFX2    | 0.582 |  14.280 |   14.591 | 
     | mult_31/S1_24_0  | B ^ -> CO ^  | ADDFX2    | 0.587 |  14.867 |   15.177 | 
     | mult_31/S1_25_0  | B ^ -> CO ^  | ADDFX2    | 0.587 |  15.454 |   15.764 | 
     | mult_31/S1_26_0  | B ^ -> CO ^  | ADDFX2    | 0.587 |  16.041 |   16.351 | 
     | mult_31/S1_27_0  | B ^ -> CO ^  | ADDFX2    | 0.589 |  16.629 |   16.940 | 
     | mult_31/S1_28_0  | B ^ -> CO ^  | ADDFX2    | 0.589 |  17.218 |   17.529 | 
     | mult_31/S1_29_0  | B ^ -> CO ^  | ADDFX2    | 0.585 |  17.803 |   18.114 | 
     | mult_31/S1_30_0  | B ^ -> CO ^  | ADDFX2    | 0.581 |  18.384 |   18.695 | 
     | mult_31/U80      | A ^ -> Y v   | XOR2X1    | 0.234 |  18.618 |   18.929 | 
     | U652             | B v -> Y ^   | NOR4BX1   | 0.528 |  19.146 |   19.457 | 
     | U320             | B ^ -> Y v   | NOR4X2    | 0.149 |  19.295 |   19.605 | 
     | U316             | D v -> Y ^   | NAND4X1   | 0.198 |  19.493 |   19.803 | 
     | U314             | B ^ -> Y v   | NOR2X2    | 0.094 |  19.587 |   19.897 | 
     | U324             | A0 v -> Y ^  | AOI211X1  | 0.257 |  19.844 |   20.154 | 
     | U323             | A0 ^ -> Y v  | OAI22X1   | 0.119 |  19.963 |   20.273 | 
     | cat_reg_0_       | D v          | DFFRXL    | 0.000 |  19.963 |   20.273 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -0.311 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -0.083 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |   -0.019 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |    0.118 | 
     | cat_reg_0_ | CK ^       | DFFRXL    | 0.005 |   0.433 |    0.122 | 
     +------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin g_reg_30_/CK 
Endpoint:   g_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.438
- Setup                         0.391
+ Phase Shift                  20.000
= Required Time                20.047
- Arrival Time                 12.360
= Slack Time                    7.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.687 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    7.914 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    7.978 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    8.112 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |    8.348 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |    8.440 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |    8.531 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |    8.703 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |    8.931 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |    9.272 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |    9.633 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |    9.990 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   10.353 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   10.712 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   11.080 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   11.444 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   11.805 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   12.168 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   12.526 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   12.886 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   13.242 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   13.601 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   13.961 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.631 |   14.319 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   14.678 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   15.043 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   15.403 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   15.757 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   16.118 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   16.481 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   16.846 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   17.209 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.881 |   17.568 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |  10.240 |   17.928 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.361 |  10.601 |   18.288 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.359 |  10.960 |   18.647 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.358 |  11.318 |   19.005 | 
     | add_73/U1_29     | CI v -> CO v | ADDFX2    | 0.362 |  11.680 |   19.367 | 
     | add_73/U1_30     | CI v -> CO v | ADDFX2    | 0.346 |  12.026 |   19.713 | 
     | U485             | B0 v -> Y ^  | AOI22X1   | 0.203 |  12.229 |   19.916 | 
     | U484             | B0 ^ -> Y v  | OAI21XL   | 0.130 |  12.360 |   20.047 | 
     | g_reg_30_        | D v          | DFFRHQX1  | 0.000 |  12.360 |   20.047 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.687 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -7.460 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -7.392 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -7.253 | 
     | g_reg_30_  | CK ^       | DFFRHQX1  | 0.004 |   0.438 |   -7.249 | 
     +------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin g_reg_29_/CK 
Endpoint:   g_reg_29_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.388
+ Phase Shift                  20.000
= Required Time                20.049
- Arrival Time                 12.314
= Slack Time                    7.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.735 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    7.963 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    8.026 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    8.160 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |    8.396 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |    8.488 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |    8.580 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |    8.751 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |    8.979 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |    9.321 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |    9.682 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   10.039 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   10.401 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   10.760 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   11.129 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   11.492 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   11.853 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   12.216 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   12.575 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   12.934 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   13.290 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   13.649 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   14.009 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   14.367 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   14.726 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   15.091 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   15.451 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   15.805 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   16.166 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   16.529 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   16.895 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   17.257 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.881 |   17.616 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |  10.240 |   17.976 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.361 |  10.601 |   18.337 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.359 |  10.960 |   18.695 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.358 |  11.318 |   19.054 | 
     | add_73/U1_29     | CI v -> CO v | ADDFX2    | 0.362 |  11.680 |   19.415 | 
     | add_73/U1_30     | CI v -> S v  | ADDFX2    | 0.305 |  11.985 |   19.720 | 
     | U353             | B0 v -> Y ^  | AOI22X1   | 0.207 |  12.192 |   19.927 | 
     | U352             | B0 ^ -> Y v  | OAI21XL   | 0.122 |  12.314 |   20.049 | 
     | g_reg_29_        | D v          | DFFRHQX1  | 0.000 |  12.314 |   20.049 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.735 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -7.508 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -7.440 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -7.301 | 
     | g_reg_29_  | CK ^       | DFFRHQX1  | 0.003 |   0.438 |   -7.298 | 
     +------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin g_reg_28_/CK 
Endpoint:   g_reg_28_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.390
+ Phase Shift                  20.000
= Required Time                20.048
- Arrival Time                 11.950
= Slack Time                    8.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.097 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    8.325 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    8.388 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    8.522 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |    8.758 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |    8.850 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |    8.941 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |    9.113 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |    9.341 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |    9.683 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   10.043 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   10.400 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   10.763 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   11.122 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   11.491 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   11.854 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   12.215 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   12.578 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   12.936 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   13.296 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   13.652 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   14.011 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   14.371 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   14.729 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   15.088 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   15.453 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   15.813 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   16.167 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   16.528 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   16.891 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   17.256 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   17.619 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.881 |   17.978 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |  10.241 |   18.338 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.361 |  10.601 |   18.698 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.359 |  10.960 |   19.057 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.358 |  11.318 |   19.415 | 
     | add_73/U1_29     | CI v -> S v  | ADDFX2    | 0.298 |  11.616 |   19.714 | 
     | U355             | B0 v -> Y ^  | AOI22X1   | 0.206 |  11.823 |   19.920 | 
     | U354             | B0 ^ -> Y v  | OAI21XL   | 0.128 |  11.950 |   20.047 | 
     | g_reg_28_        | D v          | DFFRHQX1  | 0.000 |  11.950 |   20.048 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.097 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -7.870 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -7.802 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -7.663 | 
     | g_reg_28_  | CK ^       | DFFRHQX1  | 0.003 |   0.438 |   -7.660 | 
     +------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin g_reg_27_/CK 
Endpoint:   g_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                20.049
- Arrival Time                 11.597
= Slack Time                    8.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.452 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    8.679 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    8.743 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    8.877 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |    9.113 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |    9.205 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |    9.296 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |    9.468 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |    9.696 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   10.037 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   10.398 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   10.755 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   11.118 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   11.477 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   11.845 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   12.209 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   12.570 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   12.933 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   13.291 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   13.651 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   14.007 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   14.366 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   14.726 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   15.083 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   15.443 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   15.808 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   16.168 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   16.522 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   16.883 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   17.246 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   17.611 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   17.974 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.881 |   18.333 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |  10.240 |   18.692 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.361 |  10.601 |   19.053 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.359 |  10.960 |   19.412 | 
     | add_73/U1_28     | CI v -> S v  | ADDFX2    | 0.302 |  11.262 |   19.714 | 
     | U357             | B0 v -> Y ^  | AOI22X1   | 0.210 |  11.472 |   19.924 | 
     | U356             | B0 ^ -> Y v  | OAI21XL   | 0.124 |  11.597 |   20.049 | 
     | g_reg_27_        | D v          | DFFRHQX1  | 0.000 |  11.597 |   20.049 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.452 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -8.225 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -8.157 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -8.018 | 
     | g_reg_27_  | CK ^       | DFFRHQX1  | 0.003 |   0.437 |   -8.015 | 
     +------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin g_reg_26_/CK 
Endpoint:   g_reg_26_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                20.048
- Arrival Time                 11.239
= Slack Time                    8.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.809 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    9.037 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    9.101 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    9.235 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |    9.471 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |    9.562 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |    9.654 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |    9.825 | 
     | add_80/U1        | B v -> Y v   | AND2X1    | 0.250 |   1.266 |   10.075 | 
     | add_80/U1_1      | CI v -> CO v | ADDFX2    | 0.348 |   1.614 |   10.423 | 
     | add_80/U1_2      | CI v -> CO v | ADDFX2    | 0.357 |   1.970 |   10.780 | 
     | add_80/U1_3      | CI v -> CO v | ADDFX2    | 0.364 |   2.334 |   11.144 | 
     | add_80/U1_4      | CI v -> CO v | ADDFX2    | 0.363 |   2.697 |   11.507 | 
     | add_80/U1_5      | CI v -> CO v | ADDFX2    | 0.355 |   3.052 |   11.862 | 
     | add_80/U1_6      | CI v -> CO v | ADDFX2    | 0.365 |   3.417 |   12.227 | 
     | add_80/U1_7      | CI v -> CO v | ADDFX2    | 0.372 |   3.789 |   12.598 | 
     | add_80/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.150 |   12.959 | 
     | add_80/U1_9      | CI v -> CO v | ADDFX2    | 0.369 |   4.519 |   13.328 | 
     | add_80/U1_10     | CI v -> CO v | ADDFX2    | 0.356 |   4.875 |   13.684 | 
     | add_80/U1_11     | CI v -> CO v | ADDFX2    | 0.361 |   5.236 |   14.045 | 
     | add_80/U1_12     | CI v -> CO v | ADDFX2    | 0.354 |   5.590 |   14.399 | 
     | add_80/U1_13     | CI v -> CO v | ADDFX2    | 0.361 |   5.950 |   14.760 | 
     | add_80/U1_14     | CI v -> CO v | ADDFX2    | 0.357 |   6.307 |   15.117 | 
     | add_80/U1_15     | CI v -> CO v | ADDFX2    | 0.363 |   6.670 |   15.479 | 
     | add_80/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   7.031 |   15.840 | 
     | add_80/U1_17     | CI v -> CO v | ADDFX2    | 0.357 |   7.387 |   16.197 | 
     | add_80/U1_18     | CI v -> CO v | ADDFX2    | 0.364 |   7.751 |   16.561 | 
     | add_80/U1_19     | CI v -> CO v | ADDFX2    | 0.363 |   8.115 |   16.924 | 
     | add_80/U1_20     | CI v -> CO v | ADDFX2    | 0.355 |   8.469 |   17.279 | 
     | add_80/U1_21     | CI v -> CO v | ADDFX2    | 0.366 |   8.836 |   17.645 | 
     | add_80/U1_22     | CI v -> CO v | ADDFX2    | 0.362 |   9.198 |   18.007 | 
     | add_80/U1_23     | CI v -> CO v | ADDFX2    | 0.366 |   9.564 |   18.374 | 
     | add_80/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.923 |   18.733 | 
     | add_80/U1_25     | CI v -> CO v | ADDFX2    | 0.357 |  10.280 |   19.089 | 
     | add_80/U1_26     | CI v -> CO v | ADDFX2    | 0.365 |  10.645 |   19.454 | 
     | add_80/U1_27     | CI v -> S v  | ADDFX2    | 0.312 |  10.957 |   19.766 | 
     | U359             | A0 v -> Y ^  | AOI22X1   | 0.156 |  11.113 |   19.922 | 
     | U358             | B0 ^ -> Y v  | OAI21XL   | 0.126 |  11.239 |   20.048 | 
     | g_reg_26_        | D v          | DFFRHQX1  | 0.000 |  11.239 |   20.048 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.809 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -8.582 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -8.514 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -8.375 | 
     | g_reg_26_  | CK ^       | DFFRHQX1  | 0.003 |   0.437 |   -8.372 | 
     +------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin g_reg_25_/CK 
Endpoint:   g_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.387
+ Phase Shift                  20.000
= Required Time                20.050
- Arrival Time                 10.870
= Slack Time                    9.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.179 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    9.407 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    9.471 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    9.605 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |    9.841 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |    9.932 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   10.024 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   10.195 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |   10.423 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   10.765 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   11.126 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   11.483 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   11.845 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   12.204 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   12.573 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   12.936 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   13.297 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   13.660 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   14.019 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   14.379 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   14.734 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   15.094 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   15.453 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   15.811 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   16.170 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   16.535 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   16.895 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   17.250 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   17.610 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   17.973 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   18.339 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   18.701 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.881 |   19.060 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |  10.241 |   19.420 | 
     | add_73/U1_26     | CI v -> S v  | ADDFX2    | 0.300 |  10.541 |   19.720 | 
     | U361             | B0 v -> Y ^  | AOI22X1   | 0.211 |  10.751 |   19.931 | 
     | U360             | B0 ^ -> Y v  | OAI21XL   | 0.119 |  10.870 |   20.050 | 
     | g_reg_25_        | D v          | DFFRHQX1  | 0.000 |  10.870 |   20.050 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.179 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -8.952 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -8.884 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -8.745 | 
     | g_reg_25_  | CK ^       | DFFRHQX1  | 0.003 |   0.437 |   -8.742 | 
     +------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin g_reg_24_/CK 
Endpoint:   g_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.388
+ Phase Shift                  20.000
= Required Time                20.049
- Arrival Time                 10.508
= Slack Time                    9.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.542 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |    9.769 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |    9.833 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |    9.967 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   10.203 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   10.294 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   10.386 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   10.558 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |   10.785 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   11.127 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   11.488 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   11.845 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   12.207 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   12.566 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   12.935 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   13.298 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   13.660 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   14.022 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   14.381 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   14.741 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   15.096 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   15.456 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   15.816 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   16.173 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   16.533 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   16.897 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   17.258 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   17.612 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   17.973 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   18.335 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   18.701 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   19.063 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.359 |   9.881 |   19.423 | 
     | add_73/U1_25     | CI v -> S v  | ADDFX2    | 0.299 |  10.180 |   19.722 | 
     | U363             | B0 v -> Y ^  | AOI22X1   | 0.207 |  10.387 |   19.928 | 
     | U362             | B0 ^ -> Y v  | OAI21XL   | 0.121 |  10.508 |   20.049 | 
     | g_reg_24_        | D v          | DFFRHQX1  | 0.000 |  10.508 |   20.049 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.542 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -9.314 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -9.246 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -9.108 | 
     | g_reg_24_  | CK ^       | DFFRHQX1  | 0.003 |   0.437 |   -9.104 | 
     +------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin g_reg_23_/CK 
Endpoint:   g_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                20.043
- Arrival Time                 10.176
= Slack Time                    9.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.867 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   10.094 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   10.158 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   10.292 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   10.528 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   10.620 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   10.711 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   10.883 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |   11.110 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   11.452 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   11.813 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   12.170 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   12.533 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   12.892 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   13.260 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   13.623 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   13.985 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   14.348 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   14.706 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   15.066 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   15.421 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   15.781 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   16.141 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   16.498 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   16.858 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   17.223 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   17.583 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   17.937 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   18.298 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   18.660 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   19.026 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.362 |   9.522 |   19.388 | 
     | add_73/U1_24     | CI v -> S v  | ADDFX2    | 0.298 |   9.820 |   19.687 | 
     | U365             | B0 v -> Y ^  | AOI22X1   | 0.213 |  10.033 |   19.900 | 
     | U364             | B0 ^ -> Y v  | OAI21XL   | 0.143 |  10.176 |   20.042 | 
     | g_reg_23_        | D v          | DFFRHQX1  | 0.000 |  10.176 |   20.043 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.867 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |   -9.639 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |   -9.571 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |   -9.433 | 
     | g_reg_23_  | CK ^       | DFFRHQX1  | 0.002 |   0.436 |   -9.431 | 
     +------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin g_reg_22_/CK 
Endpoint:   g_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.429
- Setup                         0.388
+ Phase Shift                  20.000
= Required Time                20.041
- Arrival Time                  9.793
= Slack Time                   10.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.247 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   10.475 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   10.539 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   10.673 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   10.909 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   11.000 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   11.092 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   11.263 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.244 |   11.491 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   11.833 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   12.194 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   12.551 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   12.913 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   13.272 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   13.641 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   14.004 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   14.365 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   14.728 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   15.087 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   15.447 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   15.802 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   16.161 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   16.521 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   16.879 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   17.238 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   17.603 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   17.963 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   18.318 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   18.678 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   19.041 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.366 |   9.159 |   19.407 | 
     | add_73/U1_23     | CI v -> S v  | ADDFX2    | 0.303 |   9.462 |   19.709 | 
     | U367             | B0 v -> Y ^  | AOI22X1   | 0.208 |   9.670 |   19.917 | 
     | U366             | B0 ^ -> Y v  | OAI21XL   | 0.123 |   9.793 |   20.041 | 
     | g_reg_22_        | D v          | DFFRHQX1  | 0.000 |   9.793 |   20.041 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.247 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -10.020 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |   -9.956 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |   -9.822 | 
     | g_reg_22_  | CK ^       | DFFRHQX1  | 0.004 |   0.429 |   -9.818 | 
     +------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin g_reg_21_/CK 
Endpoint:   g_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.392
+ Phase Shift                  20.000
= Required Time                20.042
- Arrival Time                  9.471
= Slack Time                   10.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.570 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   10.798 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   10.862 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   10.996 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   11.232 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   11.323 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   11.415 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   11.586 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   11.814 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   12.156 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   12.517 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   12.874 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   13.236 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   13.595 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   13.964 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   14.327 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   14.688 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   15.051 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   15.410 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   15.770 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   16.125 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   16.485 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   16.844 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   17.202 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   17.562 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   17.926 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   18.286 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   18.641 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   19.001 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.794 |   19.364 | 
     | add_73/U1_22     | CI v -> S v  | ADDFX2    | 0.307 |   9.101 |   19.671 | 
     | U369             | B0 v -> Y ^  | AOI22X1   | 0.230 |   9.331 |   19.901 | 
     | U368             | B0 ^ -> Y v  | OAI21XL   | 0.140 |   9.471 |   20.042 | 
     | g_reg_21_        | D v          | DFFRHQX1  | 0.000 |   9.471 |   20.042 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.570 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -10.343 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -10.278 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -10.140 | 
     | g_reg_21_  | CK ^       | DFFRHQX1  | 0.003 |   0.434 |  -10.137 | 
     +------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin g_reg_20_/CK 
Endpoint:   g_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                20.045
- Arrival Time                  9.066
= Slack Time                   10.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.979 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   11.206 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   11.270 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   11.404 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   11.640 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   11.732 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   11.823 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   11.995 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   12.222 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   12.564 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   12.925 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   13.282 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   13.645 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   14.004 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   14.372 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   14.735 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   15.097 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   15.460 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   15.818 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   16.178 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   16.533 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   16.893 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   17.253 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.631 |   17.611 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   17.970 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   18.335 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   18.695 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   19.049 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.431 |   19.410 | 
     | add_73/U1_21     | CI v -> S v  | ADDFX2    | 0.303 |   8.733 |   19.713 | 
     | U371             | B0 v -> Y ^  | AOI22X1   | 0.207 |   8.940 |   19.920 | 
     | U370             | B0 ^ -> Y v  | OAI21XL   | 0.125 |   9.066 |   20.045 | 
     | g_reg_20_        | D v          | DFFRHQX1  | 0.000 |   9.066 |   20.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.979 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -10.752 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -10.687 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -10.548 | 
     | g_reg_20_  | CK ^       | DFFRHQX1  | 0.003 |   0.434 |  -10.545 | 
     +------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin g_reg_19_/CK 
Endpoint:   g_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.392
+ Phase Shift                  20.000
= Required Time                20.041
- Arrival Time                  8.721
= Slack Time                   11.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.320 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   11.548 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   11.611 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   11.745 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   11.981 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   12.073 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   12.165 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   12.336 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   12.564 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   12.906 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   13.267 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   13.624 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   13.986 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   14.345 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   14.714 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   15.077 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   15.438 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   15.801 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   16.160 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   16.519 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   16.875 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   17.234 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   17.594 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.632 |   17.952 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   18.311 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   18.676 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   19.036 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   8.070 |   19.390 | 
     | add_73/U1_20     | CI v -> S v  | ADDFX2    | 0.305 |   8.375 |   19.695 | 
     | U373             | B0 v -> Y ^  | AOI22X1   | 0.208 |   8.583 |   19.903 | 
     | U372             | B0 ^ -> Y v  | OAI21XL   | 0.137 |   8.720 |   20.041 | 
     | g_reg_19_        | D v          | DFFRHQX1  | 0.000 |   8.721 |   20.041 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.320 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -11.093 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -11.028 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -10.890 | 
     | g_reg_19_  | CK ^       | DFFRHQX1  | 0.003 |   0.433 |  -10.887 | 
     +------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin g_reg_18_/CK 
Endpoint:   g_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.387
+ Phase Shift                  20.000
= Required Time                20.045
- Arrival Time                  8.354
= Slack Time                   11.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.691 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   11.918 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   11.982 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   12.116 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   12.352 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   12.443 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   12.535 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   12.707 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   12.934 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   13.276 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   13.637 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   13.994 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   14.356 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   14.715 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   15.084 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   15.447 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   15.809 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   16.171 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   16.530 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   16.890 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   17.245 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   17.605 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   17.964 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.631 |   18.322 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   18.682 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   19.046 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.716 |   19.407 | 
     | add_73/U1_19     | CI v -> S v  | ADDFX2    | 0.310 |   8.026 |   19.717 | 
     | U375             | B0 v -> Y ^  | AOI22X1   | 0.208 |   8.235 |   19.925 | 
     | U374             | B0 ^ -> Y v  | OAI21XL   | 0.119 |   8.354 |   20.045 | 
     | g_reg_18_        | D v          | DFFRHQX1  | 0.000 |   8.354 |   20.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.691 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -11.463 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -11.399 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -11.263 | 
     | g_reg_18_  | CK ^       | DFFRHQX1  | 0.004 |   0.432 |  -11.259 | 
     +------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin g_reg_17_/CK 
Endpoint:   g_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.388
+ Phase Shift                  20.000
= Required Time                20.044
- Arrival Time                  7.997
= Slack Time                   12.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.047 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   12.274 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   12.338 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   12.472 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   12.708 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   12.800 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   12.891 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   13.063 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   13.290 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   13.632 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   13.993 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   14.350 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   14.713 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   15.072 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   15.440 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   15.803 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   16.165 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   16.528 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   16.886 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   17.246 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   17.601 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   17.961 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   18.321 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.631 |   18.678 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   19.038 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   7.356 |   19.403 | 
     | add_73/U1_18     | CI v -> S v  | ADDFX2    | 0.311 |   7.667 |   19.714 | 
     | U377             | B0 v -> Y ^  | AOI22X1   | 0.207 |   7.874 |   19.921 | 
     | U376             | B0 ^ -> Y v  | OAI21XL   | 0.123 |   7.996 |   20.043 | 
     | g_reg_17_        | D v          | DFFRHQX1  | 0.000 |   7.997 |   20.044 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.047 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -11.820 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -11.755 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -11.619 | 
     | g_reg_17_  | CK ^       | DFFRHQX1  | 0.004 |   0.432 |  -11.615 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin g_reg_16_/CK 
Endpoint:   g_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                20.043
- Arrival Time                  7.626
= Slack Time                   12.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.417 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   12.644 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   12.708 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   12.842 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   13.078 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   13.170 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   13.261 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   13.433 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   13.661 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   14.002 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   14.363 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   14.720 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   15.083 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   15.442 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   15.810 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   16.174 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   16.535 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   16.898 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   17.256 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   17.616 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   17.972 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   18.331 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   18.691 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.631 |   19.049 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.991 |   19.408 | 
     | add_73/U1_17     | CI v -> S v  | ADDFX2    | 0.298 |   7.289 |   19.706 | 
     | U379             | B0 v -> Y ^  | AOI22X1   | 0.210 |   7.499 |   19.916 | 
     | U378             | B0 ^ -> Y v  | OAI21XL   | 0.127 |   7.625 |   20.043 | 
     | g_reg_16_        | D v          | DFFRHQX1  | 0.000 |   7.626 |   20.043 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.417 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -12.190 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -12.125 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -11.989 | 
     | g_reg_16_  | CK ^       | DFFRHQX1  | 0.004 |   0.432 |  -11.985 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin g_reg_15_/CK 
Endpoint:   g_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.387
+ Phase Shift                  20.000
= Required Time                20.047
- Arrival Time                  7.257
= Slack Time                   12.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.791 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   13.018 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   13.082 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   13.216 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   13.452 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   13.544 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   13.635 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   13.807 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   14.034 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   14.376 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   14.737 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   15.094 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   15.456 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   15.816 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   16.184 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   16.547 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   16.909 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   17.271 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   17.630 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   17.990 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   18.345 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   18.705 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   19.065 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.631 |   19.422 | 
     | add_73/U1_16     | CI v -> S v  | ADDFX2    | 0.301 |   6.933 |   19.724 | 
     | U381             | B0 v -> Y ^  | AOI22X1   | 0.207 |   7.139 |   19.930 | 
     | U380             | B0 ^ -> Y v  | OAI21XL   | 0.117 |   7.256 |   20.047 | 
     | g_reg_15_        | D v          | DFFRHQX1  | 0.000 |   7.257 |   20.047 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.791 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -12.563 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -12.499 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -12.363 | 
     | g_reg_15_  | CK ^       | DFFRHQX1  | 0.006 |   0.434 |  -12.357 | 
     +------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin g_reg_14_/CK 
Endpoint:   g_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                20.038
- Arrival Time                  6.944
= Slack Time                   13.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.094 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   13.321 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   13.385 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   13.519 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   13.755 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   13.847 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   13.938 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   14.110 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   14.337 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   14.679 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   15.040 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   15.397 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   15.759 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   16.119 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   16.487 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   16.850 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   17.212 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   17.574 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   17.933 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   18.293 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   18.648 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   19.008 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   6.274 |   19.368 | 
     | add_73/U1_15     | CI v -> S v  | ADDFX2    | 0.305 |   6.578 |   19.672 | 
     | U383             | B0 v -> Y ^  | AOI22X1   | 0.216 |   6.794 |   19.888 | 
     | U382             | B0 ^ -> Y v  | OAI21XL   | 0.150 |   6.944 |   20.038 | 
     | g_reg_14_        | D v          | DFFRHQX1  | 0.000 |   6.944 |   20.038 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.094 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -12.867 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -12.802 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -12.666 | 
     | g_reg_14_  | CK ^       | DFFRHQX1  | 0.006 |   0.434 |  -12.660 | 
     +------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin g_reg_13_/CK 
Endpoint:   g_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.393
+ Phase Shift                  20.000
= Required Time                20.041
- Arrival Time                  6.575
= Slack Time                   13.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.466 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   13.693 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   13.757 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   13.891 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   14.127 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   14.219 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   14.310 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   14.482 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   14.709 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   15.051 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   15.412 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   15.769 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   16.131 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   16.491 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   16.859 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.757 |   17.222 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   17.584 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   17.946 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   18.305 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   18.665 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.555 |   19.020 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.914 |   19.380 | 
     | add_73/U1_14     | CI v -> S v  | ADDFX2    | 0.299 |   6.213 |   19.679 | 
     | U385             | B0 v -> Y ^  | AOI22X1   | 0.220 |   6.433 |   19.899 | 
     | U384             | B0 ^ -> Y v  | OAI21XL   | 0.141 |   6.575 |   20.041 | 
     | g_reg_13_        | D v          | DFFRHQX1  | 0.000 |   6.575 |   20.041 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.466 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -13.238 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -13.174 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.038 | 
     | g_reg_13_  | CK ^       | DFFRHQX1  | 0.005 |   0.434 |  -13.032 | 
     +------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin g_reg_12_/CK 
Endpoint:   g_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                20.044
- Arrival Time                  6.195
= Slack Time                   13.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.849 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.077 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.140 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   14.274 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   14.510 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   14.602 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   14.694 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   14.865 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   15.093 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   15.435 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   15.796 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   16.153 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   16.515 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   16.874 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   17.243 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   17.606 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   17.967 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   18.330 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   18.689 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   19.048 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.554 |   19.404 | 
     | add_73/U1_13     | CI v -> S v  | ADDFX2    | 0.296 |   5.851 |   19.700 | 
     | U487             | B0 v -> Y ^  | AOI22X1   | 0.218 |   6.069 |   19.918 | 
     | U486             | B0 ^ -> Y v  | OAI21XL   | 0.126 |   6.194 |   20.044 | 
     | g_reg_12_        | D v          | DFFRHQX1  | 0.000 |   6.195 |   20.044 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.849 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -13.622 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -13.558 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.421 | 
     | g_reg_12_  | CK ^       | DFFRHQX1  | 0.004 |   0.432 |  -13.417 | 
     +------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin g_reg_11_/CK 
Endpoint:   g_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.431
- Setup                         0.387
+ Phase Shift                  20.000
= Required Time                20.045
- Arrival Time                  5.853
= Slack Time                   14.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   14.192 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.419 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.483 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   14.617 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   14.853 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   14.945 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   15.036 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   15.208 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   15.436 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   15.777 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   16.138 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   16.495 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   16.858 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   17.217 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   17.585 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   17.949 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   18.310 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   18.673 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   19.031 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   5.199 |   19.391 | 
     | add_73/U1_12     | CI v -> S v  | ADDFX2    | 0.300 |   5.499 |   19.691 | 
     | U489             | B0 v -> Y ^  | AOI22X1   | 0.231 |   5.730 |   19.922 | 
     | U488             | B0 ^ -> Y v  | OAI21XL   | 0.122 |   5.853 |   20.045 | 
     | g_reg_11_        | D v          | DFFRHQX1  | 0.000 |   5.853 |   20.045 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.192 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -13.965 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -13.900 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -13.764 | 
     | g_reg_11_  | CK ^       | DFFRHQX1  | 0.003 |   0.432 |  -13.761 | 
     +------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin g_reg_10_/CK 
Endpoint:   g_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_0_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.390
+ Phase Shift                  20.000
= Required Time                20.044
- Arrival Time                  5.499
= Slack Time                   14.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   14.545 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.772 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.064 |   0.291 |   14.836 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.134 |   0.425 |   14.970 | 
     | g_reg_0_         | CK ^ -> Q v  | DFFRHQX4  | 0.236 |   0.661 |   15.206 | 
     | U433             | A v -> Y ^   | CLKINVX3  | 0.091 |   0.753 |   15.298 | 
     | U336             | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.844 |   15.389 | 
     | FE_OFC20_sqrt_0_ | A v -> Y v   | BUFX16    | 0.172 |   1.016 |   15.561 | 
     | add_73/U1        | A v -> Y v   | AND2X1    | 0.227 |   1.243 |   15.788 | 
     | add_73/U1_1      | CI v -> CO v | ADDFX2    | 0.342 |   1.585 |   16.130 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.946 |   16.491 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   2.303 |   16.848 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.666 |   17.210 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   3.025 |   17.570 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.369 |   3.393 |   17.938 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.756 |   18.301 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   4.118 |   18.663 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.481 |   19.025 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.839 |   19.384 | 
     | add_73/U1_11     | CI v -> S v  | ADDFX2    | 0.302 |   5.141 |   19.686 | 
     | U491             | B0 v -> Y ^  | AOI22X1   | 0.226 |   5.368 |   19.912 | 
     | U490             | B0 ^ -> Y v  | OAI21XL   | 0.131 |   5.499 |   20.044 | 
     | g_reg_10_        | D v          | DFFRHQX1  | 0.000 |   5.499 |   20.044 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.545 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.318 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -14.252 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.114 | 
     | g_reg_10_  | CK ^       | DFFRHQX1  | 0.003 |   0.434 |  -14.111 | 
     +------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin up_reg_7_/CK 
Endpoint:   up_reg_7_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.266
+ Phase Shift                  20.000
= Required Time                20.171
- Arrival Time                  5.574
= Slack Time                   14.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.597 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.824 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.889 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.025 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.795 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.039 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.100 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.875 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.874 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.663 | 
     | U527         | A0 v -> Y ^  | OAI222XL  | 0.508 |   5.574 |   20.171 | 
     | up_reg_7_    | D ^          | DFFSRHQX1 | 0.000 |   5.574 |   20.171 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.597 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.369 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |  -14.301 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |  -14.163 | 
     | up_reg_7_  | CK ^       | DFFSRHQX1 | 0.003 |   0.438 |  -14.159 | 
     +------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin up_reg_9_/CK 
Endpoint:   up_reg_9_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  5.560
= Slack Time                   14.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.609 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.836 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.900 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.037 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.806 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.051 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.112 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.887 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.886 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.675 | 
     | U523         | A0 v -> Y ^  | OAI222XL  | 0.494 |   5.560 |   20.169 | 
     | up_reg_9_    | D ^          | DFFSRHQX1 | 0.000 |   5.560 |   20.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.609 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.381 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -14.316 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.178 | 
     | up_reg_9_  | CK ^       | DFFSRHQX1 | 0.003 |   0.434 |  -14.175 | 
     +------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin up_reg_8_/CK 
Endpoint:   up_reg_8_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.172
- Arrival Time                  5.563
= Slack Time                   14.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.609 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.836 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.901 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.037 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.807 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.051 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.112 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.888 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.886 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.675 | 
     | U525         | A0 v -> Y ^  | OAI222XL  | 0.497 |   5.563 |   20.172 | 
     | up_reg_8_    | D ^          | DFFSRHQX1 | 0.000 |   5.563 |   20.172 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.609 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.381 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |  -14.313 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |  -14.175 | 
     | up_reg_8_  | CK ^       | DFFSRHQX1 | 0.003 |   0.438 |  -14.171 | 
     +------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin up_reg_13_/CK 
Endpoint:   up_reg_13_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.264
+ Phase Shift                  20.000
= Required Time                20.168
- Arrival Time                  5.548
= Slack Time                   14.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.621 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.848 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.912 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.049 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.818 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.063 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.124 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.899 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.898 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.687 | 
     | U515         | A0 v -> Y ^  | OAI222XL  | 0.481 |   5.548 |   20.168 | 
     | up_reg_13_   | D ^          | DFFSRHQX1 | 0.000 |   5.548 |   20.168 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.621 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.393 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.329 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.192 | 
     | up_reg_13_ | CK ^       | DFFSRHQX1 | 0.004 |   0.433 |  -14.188 | 
     +------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin up_reg_15_/CK 
Endpoint:   up_reg_15_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.264
+ Phase Shift                  20.000
= Required Time                20.170
- Arrival Time                  5.545
= Slack Time                   14.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.625 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.852 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.916 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.053 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.822 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.067 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.128 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.903 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.902 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.691 | 
     | U511         | A0 v -> Y ^  | OAI222XL  | 0.479 |   5.545 |   20.170 | 
     | up_reg_15_   | D ^          | DFFSRHQX1 | 0.000 |   5.545 |   20.170 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.625 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.397 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.333 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.196 | 
     | up_reg_15_ | CK ^       | DFFSRHQX1 | 0.006 |   0.434 |  -14.190 | 
     +------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin up_reg_12_/CK 
Endpoint:   up_reg_12_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.265
+ Phase Shift                  20.000
= Required Time                20.168
- Arrival Time                  5.542
= Slack Time                   14.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.625 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.853 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.917 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.053 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.823 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.067 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.128 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.904 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.903 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.692 | 
     | U517         | A0 v -> Y ^  | OAI222XL  | 0.476 |   5.542 |   20.168 | 
     | up_reg_12_   | D ^          | DFFSRHQX1 | 0.000 |   5.542 |   20.168 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.625 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.398 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.333 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.197 | 
     | up_reg_12_ | CK ^       | DFFSRHQX1 | 0.004 |   0.432 |  -14.193 | 
     +------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin up_reg_10_/CK 
Endpoint:   up_reg_10_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.171
- Arrival Time                  5.542
= Slack Time                   14.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.629 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.856 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.920 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.057 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.826 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.071 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.132 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.907 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.906 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.695 | 
     | U521         | A0 v -> Y ^  | OAI222XL  | 0.476 |   5.542 |   20.171 | 
     | up_reg_10_   | D ^          | DFFSRHQX1 | 0.000 |   5.542 |   20.171 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.628 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.401 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -14.336 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.198 | 
     | up_reg_10_ | CK ^       | DFFSRHQX1 | 0.003 |   0.434 |  -14.195 | 
     +------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin up_reg_17_/CK 
Endpoint:   up_reg_17_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  5.539
= Slack Time                   14.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.630 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.857 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.922 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.058 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.828 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.072 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.133 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.909 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.907 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.697 | 
     | U507         | A0 v -> Y ^  | OAI222XL  | 0.472 |   5.538 |   20.169 | 
     | up_reg_17_   | D ^          | DFFSRHQX1 | 0.000 |   5.539 |   20.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.630 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.403 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.338 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.202 | 
     | up_reg_17_ | CK ^       | DFFSRHQX1 | 0.004 |   0.432 |  -14.198 | 
     +------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin up_reg_19_/CK 
Endpoint:   up_reg_19_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.171
- Arrival Time                  5.538
= Slack Time                   14.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.633 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.860 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.924 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.061 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.830 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.075 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.136 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.911 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.910 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.699 | 
     | U503         | A0 v -> Y ^  | OAI222XL  | 0.471 |   5.538 |   20.171 | 
     | up_reg_19_   | D ^          | DFFSRHQX1 | 0.000 |   5.538 |   20.171 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.633 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.405 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -14.340 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.202 | 
     | up_reg_19_ | CK ^       | DFFSRHQX1 | 0.003 |   0.434 |  -14.199 | 
     +------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin up_reg_20_/CK 
Endpoint:   up_reg_20_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.170
- Arrival Time                  5.535
= Slack Time                   14.635
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.635 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.863 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.927 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.063 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.833 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.078 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.138 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.914 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.913 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.702 | 
     | U501         | A0 v -> Y ^  | OAI222XL  | 0.469 |   5.535 |   20.170 | 
     | up_reg_20_   | D ^          | DFFSRHQX1 | 0.000 |   5.535 |   20.170 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.635 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.408 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -14.343 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.205 | 
     | up_reg_20_ | CK ^       | DFFSRHQX1 | 0.003 |   0.433 |  -14.202 | 
     +------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin up_reg_14_/CK 
Endpoint:   up_reg_14_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.170
- Arrival Time                  5.535
= Slack Time                   14.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.636 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.863 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.927 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.064 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.833 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.078 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.139 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.914 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.913 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.702 | 
     | U513         | A0 v -> Y ^  | OAI222XL  | 0.468 |   5.535 |   20.170 | 
     | up_reg_14_   | D ^          | DFFSRHQX1 | 0.000 |   5.535 |   20.170 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.636 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.408 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.344 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.207 | 
     | up_reg_14_ | CK ^       | DFFSRHQX1 | 0.005 |   0.434 |  -14.202 | 
     +------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin up_reg_6_/CK 
Endpoint:   up_reg_6_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.172
- Arrival Time                  5.535
= Slack Time                   14.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.636 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.864 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.928 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.064 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.834 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.078 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.139 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.915 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.914 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.703 | 
     | U529         | A0 v -> Y ^  | OAI222XL  | 0.469 |   5.535 |   20.172 | 
     | up_reg_6_    | D ^          | DFFSRHQX1 | 0.000 |   5.535 |   20.172 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.636 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.409 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.292 |  -14.344 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.205 | 
     | up_reg_6_  | CK ^       | DFFSRHQX1 | 0.004 |   0.434 |  -14.202 | 
     +------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin up_reg_16_/CK 
Endpoint:   up_reg_16_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.263
+ Phase Shift                  20.000
= Required Time                20.171
- Arrival Time                  5.534
= Slack Time                   14.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.637 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.864 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.929 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.065 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.835 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.079 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.140 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.916 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.914 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.703 | 
     | U509         | A0 v -> Y ^  | OAI222XL  | 0.468 |   5.534 |   20.171 | 
     | up_reg_16_   | D ^          | DFFSRHQX1 | 0.000 |   5.534 |   20.171 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.637 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.410 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.345 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.209 | 
     | up_reg_16_ | CK ^       | DFFSRHQX1 | 0.006 |   0.434 |  -14.203 | 
     +------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin up_reg_18_/CK 
Endpoint:   up_reg_18_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.262
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  5.531
= Slack Time                   14.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.639 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.866 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.930 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.067 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.836 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.081 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.142 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.917 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.916 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.705 | 
     | U505         | A0 v -> Y ^  | OAI222XL  | 0.464 |   5.531 |   20.169 | 
     | up_reg_18_   | D ^          | DFFSRHQX1 | 0.000 |   5.531 |   20.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.639 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.411 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.347 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.211 | 
     | up_reg_18_ | CK ^       | DFFSRHQX1 | 0.003 |   0.432 |  -14.207 | 
     +------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin up_reg_11_/CK 
Endpoint:   up_reg_11_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.262
+ Phase Shift                  20.000
= Required Time                20.170
- Arrival Time                  5.519
= Slack Time                   14.651
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.651 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.878 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.943 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.079 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.849 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.093 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.154 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.929 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.928 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.717 | 
     | U519         | A0 v -> Y ^  | OAI222XL  | 0.452 |   5.518 |   20.169 | 
     | up_reg_11_   | D ^          | DFFSRHQX1 | 0.000 |   5.519 |   20.170 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.651 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.424 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.292 |  -14.359 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.136 |   0.428 |  -14.223 | 
     | up_reg_11_ | CK ^       | DFFSRHQX1 | 0.004 |   0.432 |  -14.219 | 
     +------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin up_reg_21_/CK 
Endpoint:   up_reg_21_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.202
+ Phase Shift                  20.000
= Required Time                20.231
- Arrival Time                  5.547
= Slack Time                   14.685
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.685 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   14.912 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   14.977 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.113 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.883 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.127 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.188 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   17.963 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   18.962 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.751 | 
     | U500         | A0 v -> Y ^  | OAI222XL  | 0.480 |   5.547 |   20.231 | 
     | up_reg_21_   | D ^          | DFFSRXL   | 0.000 |   5.547 |   20.231 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.685 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.457 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.065 |   0.293 |  -14.392 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.138 |   0.431 |  -14.254 | 
     | up_reg_21_ | CK ^       | DFFSRXL   | 0.003 |   0.433 |  -14.252 | 
     +------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin up_reg_5_/CK 
Endpoint:   up_reg_5_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.429
- Setup                         0.225
+ Phase Shift                  20.000
= Required Time                20.205
- Arrival Time                  5.412
= Slack Time                   14.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.792 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.020 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.084 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.221 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.990 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.235 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.296 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.071 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.070 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.859 | 
     | U567         | B0 v -> Y ^  | OAI2BB2X1 | 0.346 |   5.412 |   20.205 | 
     | up_reg_5_    | D ^          | DFFRHQX1  | 0.000 |   5.412 |   20.205 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.792 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.565 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.501 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.367 | 
     | up_reg_5_  | CK ^       | DFFRHQX1  | 0.004 |   0.429 |  -14.363 | 
     +------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin up_reg_3_/CK 
Endpoint:   up_reg_3_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.431
- Setup                         0.225
+ Phase Shift                  20.000
= Required Time                20.206
- Arrival Time                  5.413
= Slack Time                   14.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.793 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.020 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.085 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.221 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.991 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.235 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.296 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.072 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.070 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.860 | 
     | U571         | B0 v -> Y ^  | OAI2BB2X1 | 0.347 |   5.413 |   20.206 | 
     | up_reg_3_    | D ^          | DFFRHQX1  | 0.000 |   5.413 |   20.206 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.793 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.566 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.502 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.368 | 
     | up_reg_3_  | CK ^       | DFFRHQX1  | 0.006 |   0.431 |  -14.362 | 
     +------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin up_reg_28_/CK 
Endpoint:   up_reg_28_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.209
- Arrival Time                  5.411
= Slack Time                   14.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.797 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.025 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.089 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.225 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.995 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.240 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.300 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.076 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.075 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.864 | 
     | U536         | B0 v -> Y ^  | OAI2BB2X1 | 0.345 |   5.411 |   20.208 | 
     | up_reg_28_   | D ^          | DFFRHQX1  | 0.000 |   5.411 |   20.209 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.797 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.570 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.506 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.372 | 
     | up_reg_28_ | CK ^       | DFFRHQX1  | 0.008 |   0.433 |  -14.364 | 
     +------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin up_reg_27_/CK 
Endpoint:   up_reg_27_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.437
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.212
- Arrival Time                  5.411
= Slack Time                   14.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.801 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.029 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.093 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.229 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   15.999 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.244 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.304 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.080 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.079 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.868 | 
     | U538         | B0 v -> Y ^  | OAI2BB2X1 | 0.345 |   5.411 |   20.212 | 
     | up_reg_27_   | D ^          | DFFRHQX1  | 0.000 |   5.411 |   20.212 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.801 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.574 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |  -14.506 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |  -14.367 | 
     | up_reg_27_ | CK ^       | DFFRHQX1  | 0.003 |   0.437 |  -14.365 | 
     +------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin up_reg_26_/CK 
Endpoint:   up_reg_26_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.436
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.212
- Arrival Time                  5.407
= Slack Time                   14.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.804 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.032 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.096 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.233 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.002 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.247 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.308 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.083 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.082 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.871 | 
     | U540         | B0 v -> Y ^  | OAI2BB2X1 | 0.341 |   5.407 |   20.212 | 
     | up_reg_26_   | D ^          | DFFRHQX1  | 0.000 |   5.407 |   20.212 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.804 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.577 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |  -14.509 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |  -14.370 | 
     | up_reg_26_ | CK ^       | DFFRHQX1  | 0.002 |   0.436 |  -14.368 | 
     +------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin up_reg_4_/CK 
Endpoint:   up_reg_4_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.429
- Setup                         0.223
+ Phase Shift                  20.000
= Required Time                20.206
- Arrival Time                  5.398
= Slack Time                   14.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.808 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.035 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.100 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.236 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.006 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.250 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.311 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.087 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.085 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.875 | 
     | U569         | B0 v -> Y ^  | OAI2BB2X1 | 0.332 |   5.398 |   20.206 | 
     | up_reg_4_    | D ^          | DFFRHQX1  | 0.000 |   5.398 |   20.206 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.808 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.581 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.517 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.383 | 
     | up_reg_4_  | CK ^       | DFFRHQX1  | 0.004 |   0.429 |  -14.379 | 
     +------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin up_reg_0_/CK 
Endpoint:   up_reg_0_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.223
+ Phase Shift                  20.000
= Required Time                20.210
- Arrival Time                  5.400
= Slack Time                   14.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.810 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.037 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.101 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.238 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.007 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.252 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.313 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.088 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.087 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.876 | 
     | U579         | B0 v -> Y ^  | OAI2BB2X1 | 0.334 |   5.400 |   20.210 | 
     | up_reg_0_    | D ^          | DFFRHQX1  | 0.000 |   5.400 |   20.210 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.810 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.582 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.518 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.384 | 
     | up_reg_0_  | CK ^       | DFFRHQX1  | 0.008 |   0.433 |  -14.377 | 
     +------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin up_reg_2_/CK 
Endpoint:   up_reg_2_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.223
+ Phase Shift                  20.000
= Required Time                20.209
- Arrival Time                  5.399
= Slack Time                   14.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.810 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.037 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.102 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.238 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.008 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.252 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.313 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.089 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.087 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.877 | 
     | U573         | B0 v -> Y ^  | OAI2BB2X1 | 0.332 |   5.399 |   20.209 | 
     | up_reg_2_    | D ^          | DFFRHQX1  | 0.000 |   5.399 |   20.209 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.810 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.583 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.519 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.385 | 
     | up_reg_2_  | CK ^       | DFFRHQX1  | 0.007 |   0.432 |  -14.378 | 
     +------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin up_reg_1_/CK 
Endpoint:   up_reg_1_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.223
+ Phase Shift                  20.000
= Required Time                20.210
- Arrival Time                  5.399
= Slack Time                   14.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.811 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.038 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.103 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.239 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.009 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.253 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.314 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.089 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.088 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.877 | 
     | U575         | B0 v -> Y ^  | OAI2BB2X1 | 0.333 |   5.399 |   20.210 | 
     | up_reg_1_    | D ^          | DFFRHQX1  | 0.000 |   5.399 |   20.210 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.811 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.583 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.520 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.386 | 
     | up_reg_1_  | CK ^       | DFFRHQX1  | 0.008 |   0.433 |  -14.378 | 
     +------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin up_reg_29_/CK 
Endpoint:   up_reg_29_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.433
- Setup                         0.223
+ Phase Shift                  20.000
= Required Time                20.210
- Arrival Time                  5.399
= Slack Time                   14.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.811 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.038 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.103 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.239 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.009 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.253 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.314 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.090 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.088 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.067 |   19.878 | 
     | U534         | B0 v -> Y ^  | OAI2BB2X1 | 0.332 |   5.399 |   20.210 | 
     | up_reg_29_   | D ^          | DFFRHQX1  | 0.000 |   5.399 |   20.210 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.811 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.584 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.064 |   0.291 |  -14.520 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.134 |   0.425 |  -14.386 | 
     | up_reg_29_ | CK ^       | DFFRHQX1  | 0.008 |   0.433 |  -14.378 | 
     +------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin up_reg_22_/CK 
Endpoint:   up_reg_22_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.438
- Setup                         0.224
+ Phase Shift                  20.000
= Required Time                20.214
- Arrival Time                  5.401
= Slack Time                   14.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.812 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.227 |   0.227 |   15.040 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.064 |   0.292 |   15.104 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.136 |   0.428 |   15.240 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.770 |   1.198 |   16.010 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   1.442 |   16.255 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.061 |   2.503 |   17.315 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.775 |   3.279 |   18.091 | 
     | U318         | A v -> Y ^   | INVX1     | 0.999 |   4.277 |   19.090 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   5.066 |   19.879 | 
     | U548         | B0 v -> Y ^  | OAI2BB2X1 | 0.335 |   5.401 |   20.214 | 
     | up_reg_22_   | D ^          | DFFRHQX1  | 0.000 |   5.401 |   20.214 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.812 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.227 |   0.227 |  -14.585 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.068 |   0.295 |  -14.517 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.139 |   0.434 |  -14.378 | 
     | up_reg_22_ | CK ^       | DFFRHQX1  | 0.004 |   0.438 |  -14.375 | 
     +------------------------------------------------------------------+ 

