
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version H-2013.03-SP4 for RHEL32 -- Sep 01, 2013
               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: Invoking dc_shell using the 32-bit executable is not
             recommended. It will be obsolete in a future release.
             Please invoke dc_shell using the -64bit option.

Initializing...
# synthesis script
sh date
Tue Dec 21 20:07:34 +03 2021
analyze -format verilog almost_correct_adder_16bit.v
Running PRESTO HDLC
Searching for ./almost_correct_adder_16bit.v
Compiling source file ./almost_correct_adder_16bit.v
Presto compilation completed successfully.
Loading db file '/home/efeoztaban/almost_correct_16/saed90nm_max.db'
Loading db file '/usr/local/synopsys/H-2013.03-SP4/libraries/syn/dw_foundation.sldb'
1
elaborate almost_correct_adder_16bit
Loading db file '/usr/local/synopsys/H-2013.03-SP4/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/H-2013.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_max'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine almost_correct_adder_16bit line 43 in file
		'./almost_correct_adder_16bit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Cout_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_reg_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_reg_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       Sum_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'almost_correct_adder_16bit'.
1
set clock clk
clk
create_clock -period 6.4 $clock
1
set_clock_uncertainty 0.2 $clock
1
set_max_area 0
1
compile -map_effort high -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.4 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.4 |     *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'almost_correct_adder_16bit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'almost_correct_adder_16bit_DW01_add_0'
  Processing 'almost_correct_adder_16bit_DW01_add_1'
  Processing 'almost_correct_adder_16bit_DW01_add_2'
  Processing 'almost_correct_adder_16bit_DW01_add_3'
  Processing 'almost_correct_adder_16bit_DW01_add_4'
  Processing 'almost_correct_adder_16bit_DW01_add_5'
  Processing 'almost_correct_adder_16bit_DW01_add_6'
  Processing 'almost_correct_adder_16bit_DW01_add_7'
  Processing 'almost_correct_adder_16bit_DW01_add_8'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    5710.6      0.00       0.0       0.0                          
    0:00:04    5710.6      0.00       0.0       0.0                          
    0:00:04    5710.6      0.00       0.0       0.0                          
    0:00:04    5710.6      0.00       0.0       0.0                          
    0:00:04    5710.6      0.00       0.0       0.0                          
    0:00:04    3478.4      0.00       0.0       0.0                          
    0:00:04    3634.4     12.32      82.7     515.4                          
    0:00:04    3762.7     11.21      67.2     472.4                          
    0:00:05    3804.2      9.91      62.2     455.5                          
    0:00:05    3956.1      8.08      46.8     415.0                          
    0:00:05    3986.0      6.82      41.6     397.4                          
    0:00:05    4024.7      6.04      39.4     359.2                          
    0:00:05    3991.0      0.54       1.0       0.0                          
    0:00:05    3993.7      0.06       0.1       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3928.5      0.00       0.0       0.0                          
    0:00:05    3868.1      0.00       0.0       0.0                          
    0:00:05    3868.1      0.00       0.0       0.0                          
    0:00:05    3868.1      0.00       0.0       0.0                          
    0:00:05    3868.1      0.00       0.0       0.0                          
    0:00:05    3667.1      0.00       0.0       0.0                          
    0:00:06    3535.0      0.00       0.0       0.0                          
    0:00:06    3509.7      0.00       0.0       0.0                          
    0:00:06    3509.7      0.00       0.0       0.0                          
    0:00:06    3509.7      0.00       0.0       0.0                          
    0:00:06    3509.7      0.00       0.0       0.0                          
    0:00:06    3509.7      0.00       0.0       0.0                          
    0:00:06    3509.7      0.00       0.0       0.0                          
    0:00:06    4485.5      1.64       5.7       5.1 add_39/n13               
    0:00:06    4851.7      0.62       3.0       0.0 Sum_reg[10]/D            
    0:00:07    4880.5      0.45       2.0       0.0 Sum_reg[14]/D            
    0:00:07    4998.8      0.33       1.4       0.0 Sum_reg[13]/D            
    0:00:07    4926.0      0.25       1.1       0.0 Sum_reg[14]/D            
    0:00:07    4936.2      0.22       1.0       0.0 Sum_reg[14]/D            
    0:00:07    5214.0      0.11       0.4       0.0 Sum_reg[8]/D             
    0:00:07    5308.3      0.05       0.1       0.0 Sum_reg[14]/D            
    0:00:07    5318.0      0.04       0.1       0.0 Sum_reg[9]/D             
    0:00:08    5223.7      0.00       0.0       0.0                          
    0:00:08    5119.6      0.06       0.1       0.0                          
    0:00:08    4960.2      0.13       0.2       0.0                          
    0:00:08    4960.2      0.13       0.2       0.0                          
    0:00:08    4960.2      0.13       0.2       0.0                          
    0:00:08    4960.2      0.13       0.2       0.0                          
    0:00:08    4960.2      0.13       0.2       0.0                          
    0:00:08    4960.2      0.13       0.2       0.0                          
    0:00:08    5663.3      0.14       0.5       0.0 Sum_reg[12]/D            
    0:00:08    5722.1      0.05       0.2       0.0 Sum_reg[9]/D             
    0:00:08    5711.5      0.01       0.0       0.0 Sum_reg[14]/D            
    0:00:08    5718.1      0.00       0.0       0.0 Sum_reg[14]/D            
    0:00:09    5739.3      0.00       0.0       0.0                          
    0:00:09    5646.4      0.01       0.0       0.0                          
    0:00:09    5443.1      0.02       0.0       0.0                          
    0:00:09    5416.2      0.02       0.0       0.0                          
    0:00:09    5316.7      0.02       0.0       0.0                          
    0:00:09    5284.4      0.07       0.1       0.0                          
    0:00:09    5284.4      0.07       0.1       0.0                          
    0:00:09    5284.4      0.07       0.1       0.0                          
    0:00:09    5161.9      0.81       1.1       0.0                          
    0:00:09    5142.5      0.81       1.2       0.0                          
    0:00:09    5142.5      0.81       1.2       0.0                          
    0:00:09    5142.5      0.81       1.2       0.0                          
    0:00:09    5142.5      0.81       1.2       0.0                          
    0:00:09    5142.5      0.81       1.2       0.0                          
    0:00:09    5142.5      0.81       1.2       0.0                          
    0:00:10    5303.8      0.00       0.0       0.0                          
    0:00:10    5260.4      0.00       0.0       0.0                          
Loading db file '/home/efeoztaban/almost_correct_16/saed90nm_max.db'

  Optimization Complete
  ---------------------
1
redirect area_report { report_area }
redirect timing_report { report_timing -max_paths 5 }
write -format verilog -hier -output almost_correct_adder_16bit.vnetlist
Writing verilog file '/home/efeoztaban/almost_correct_16/almost_correct_adder_16bit.vnetlist'.
Warning: Verilog writer has added 56 nets to module almost_correct_adder_16bit using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
sh date
Tue Dec 21 20:07:46 +03 2021
quit

Thank you...
