# VHDL_testing
Repository for storing VHDL code examples;

## Index
* Section2 : concurrent and sequential VHDL
  - and_gate.vhd : implements an AND gate on VHDL ;
  - mux.vdh : implements an 8 bit mux with 4 differente architectures ( IF and CASE sequential and concurrent ) ;
  - for_vector.vhdl : implements a for loop example using STD_LOGIC_VECTOR ; 


* Section3 : 
