

================================================================
== Vivado HLS Report for 'word_width_manual'
================================================================
* Date:           Fri Apr  9 17:10:39 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_labA_7-3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.293 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       13|       31| 65.000 ns | 0.155 us |   13|   31|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_read_r_fu_199  |read_r  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |       11|       11|         4|          1|          1|     9|    yes   |
        |- WRITE   |       29|       29|        12|          9|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    548|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     107|    105|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        0|      -|     286|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     393|    909|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_read_r_fu_199  |read_r  |        0|      0|  107|  105|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        0|      0|  107|  105|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_x_V_U  |word_width_manualbkb  |        1|  0|   0|    0|     3|   24|     1|           72|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        1|  0|   0|    0|     3|   24|     1|           72|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln68_1_fu_231_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln68_fu_227_p2        |     +    |      0|  0|   8|           8|           8|
    |add_ln700_1_fu_318_p2     |     +    |      0|  0|  23|          16|           1|
    |add_ln700_fu_302_p2       |     +    |      0|  0|  10|           2|           1|
    |i_1_fu_247_p2             |     +    |      0|  0|  13|           4|           1|
    |idx_fu_221_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln414_1_fu_296_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln414_fu_282_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln414_1_fu_399_p2     |    and   |      0|  0|  24|          24|          24|
    |and_ln414_2_fu_405_p2     |    and   |      0|  0|  24|          24|          24|
    |and_ln414_fu_387_p2       |    and   |      0|  0|  24|          24|          24|
    |ap_condition_284          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln15_fu_241_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_215_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln414_fu_276_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln879_1_fu_423_p2    |   icmp   |      0|  0|  13|          16|           2|
    |icmp_ln879_fu_308_p2      |   icmp   |      0|  0|   8|           2|           2|
    |lshr_ln414_fu_381_p2      |   lshr   |      0|  0|  69|           2|          24|
    |Hi_fu_270_p2              |    or    |      0|  0|   5|           3|           5|
    |or_ln18_fu_435_p2         |    or    |      0|  0|   2|           1|           1|
    |p_Result_s_fu_411_p2      |    or    |      0|  0|  24|          24|          24|
    |select_ln18_fu_441_p3     |  select  |      0|  0|  16|           1|           1|
    |select_ln414_1_fu_331_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln414_2_fu_336_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln414_3_fu_368_p3  |  select  |      0|  0|  24|           1|          24|
    |select_ln414_fu_288_p3    |  select  |      0|  0|   5|           1|           5|
    |shl_ln414_1_fu_375_p2     |    shl   |      0|  0|  69|           2|          24|
    |shl_ln414_fu_352_p2       |    shl   |      0|  0|  69|          24|          24|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln414_fu_393_p2       |    xor   |      0|  0|  24|           2|          24|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 548|         219|         289|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                          |   9|          2|    1|          2|
    |ap_phi_mux_val_assign_1_phi_fu_147_p4            |   9|          2|    2|          4|
    |ap_phi_reg_pp1_iter2_x_idx_V_flag_0_i_reg_177    |  15|          3|    1|          3|
    |ap_phi_reg_pp1_iter2_x_idx_V_loc_0_i_reg_190     |  15|          3|   16|         48|
    |ap_phi_reg_pp1_iter2_x_sel_wr_V_new_0_i_reg_166  |  15|          3|    2|          6|
    |ap_sig_allocacmp_t_V                             |   9|          2|    2|          4|
    |ap_sig_allocacmp_t_V_1                           |   9|          2|   16|         32|
    |grp_read_r_fu_199_offset                         |  21|          4|    4|         16|
    |val_assign_1_reg_143                             |   9|          2|    2|          4|
    |val_assign_reg_155                               |   9|          2|    4|          8|
    |x_x_V_address0                                   |  15|          3|    2|          6|
    |x_x_V_ce0                                        |  15|          3|    1|          3|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 224|         48|   56|        153|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |Hi_reg_512                                       |   2|   0|    5|          3|
    |Lo_reg_506                                       |   2|   0|    5|          3|
    |add_ln68_1_reg_487                               |   8|   0|    8|          0|
    |ap_CS_fsm                                        |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                          |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_x_idx_V_flag_0_i_reg_177    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_x_idx_V_loc_0_i_reg_190     |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_x_sel_wr_V_new_0_i_reg_166  |   2|   0|    2|          0|
    |ap_phi_reg_pp1_iter2_x_idx_V_flag_0_i_reg_177    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter2_x_idx_V_loc_0_i_reg_190     |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_x_sel_wr_V_new_0_i_reg_166  |   2|   0|    2|          0|
    |grp_read_r_fu_199_ap_start_reg                   |   1|   0|    1|          0|
    |icmp_ln15_reg_492                                |   1|   0|    1|          0|
    |icmp_ln20_reg_463                                |   1|   0|    1|          0|
    |icmp_ln20_reg_463_pp0_iter1_reg                  |   1|   0|    1|          0|
    |icmp_ln414_reg_522                               |   1|   0|    1|          0|
    |icmp_ln879_reg_544                               |   1|   0|    1|          0|
    |icmp_ln879_reg_544_pp1_iter2_reg                 |   1|   0|    1|          0|
    |idx_reg_467                                      |   2|   0|    2|          0|
    |p_0_reg_482                                      |   8|   0|    8|          0|
    |p_1_reg_477                                      |   8|   0|    8|          0|
    |p_Result_s_reg_559                               |  24|   0|   24|          0|
    |p_Val2_2_reg_517                                 |   8|   0|    8|          0|
    |p_s_reg_472                                      |   8|   0|    8|          0|
    |sub_ln414_1_reg_534                              |   5|   0|    5|          0|
    |sub_ln414_reg_529                                |   2|   0|    5|          3|
    |t_V_1_reg_548                                    |  16|   0|   16|          0|
    |t_V_1_reg_548_pp1_iter2_reg                      |  16|   0|   16|          0|
    |val_assign_1_reg_143                             |   2|   0|    2|          0|
    |val_assign_1_reg_143_pp0_iter1_reg               |   2|   0|    2|          0|
    |val_assign_reg_155                               |   4|   0|    4|          0|
    |x_idx_V                                          |  16|   0|   16|          0|
    |x_sel_wr_V                                       |   2|   0|    2|          0|
    |x_write3_V                                       |  24|   0|   24|          0|
    |icmp_ln15_reg_492                                |  64|  32|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 286|  32|  232|          9|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_start         |  in |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_done          | out |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_idle          | out |    1| ap_ctrl_hs | word_width_manual | return value |
|ap_ready         | out |    1| ap_ctrl_hs | word_width_manual | return value |
|x_in_V_address0  | out |    4|  ap_memory |       x_in_V      |     array    |
|x_in_V_ce0       | out |    1|  ap_memory |       x_in_V      |     array    |
|x_in_V_q0        |  in |    8|  ap_memory |       x_in_V      |     array    |
|y_V_address0     | out |    2|  ap_memory |        y_V        |     array    |
|y_V_ce0          | out |    1|  ap_memory |        y_V        |     array    |
|y_V_we0          | out |    1|  ap_memory |        y_V        |     array    |
|y_V_d0           | out |    8|  ap_memory |        y_V        |     array    |
|load             |  in |    1|   ap_none  |        load       |    scalar    |
+-----------------+-----+-----+------------+-------------------+--------------+

