{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737316572584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737316572584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 20:56:12 2025 " "Processing started: Sun Jan 19 20:56:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737316572584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316572584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316572584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737316572756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737316572756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod-behavioral " "Found design unit 1: counter_mod-behavioral" {  } { { "counter_mod.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/counter_mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576452 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod " "Found entity 1: counter_mod" {  } { { "counter_mod.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/counter_mod.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576453 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/clock_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/lcd_example.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576454 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/lcd_example.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/lcd_controller.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576455 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/lcd_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logicfunction " "Found design unit 1: top-logicfunction" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576456 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737316576456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737316576469 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_RS top.vhd(17) " "VHDL Signal Declaration warning at top.vhd(17): used implicit default value for signal \"PCB_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576470 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_RW top.vhd(18) " "VHDL Signal Declaration warning at top.vhd(18): used implicit default value for signal \"PCB_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576470 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCB_E top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used implicit default value for signal \"PCB_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576470 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_lcd_reset_n top.vhd(92) " "VHDL Signal Declaration warning at top.vhd(92): used implicit default value for signal \"w_lcd_reset_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_lcd_enable top.vhd(93) " "VHDL Signal Declaration warning at top.vhd(93): used implicit default value for signal \"w_lcd_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_lcd_bus top.vhd(94) " "VHDL Signal Declaration warning at top.vhd(94): used implicit default value for signal \"w_lcd_bus\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_data top.vhd(102) " "Verilog HDL or VHDL warning at top.vhd(102): object \"w_lcd_data\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_busy top.vhd(103) " "Verilog HDL or VHDL warning at top.vhd(103): object \"w_lcd_busy\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_rw top.vhd(104) " "Verilog HDL or VHDL warning at top.vhd(104): object \"w_lcd_rw\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_rs top.vhd(105) " "Verilog HDL or VHDL warning at top.vhd(105): object \"w_lcd_rs\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_e top.vhd(106) " "Verilog HDL or VHDL warning at top.vhd(106): object \"w_lcd_e\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_cnt0_reset top.vhd(117) " "Verilog HDL or VHDL warning at top.vhd(117): object \"w_cnt0_reset\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_cnt0_data_in top.vhd(119) " "Verilog HDL or VHDL warning at top.vhd(119): object \"w_cnt0_data_in\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_1Hz top.vhd(122) " "Verilog HDL or VHDL warning at top.vhd(122): object \"w_1Hz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_1KHz top.vhd(123) " "Verilog HDL or VHDL warning at top.vhd(123): object \"w_1KHz\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737316576471 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[7..4\] top.vhd(15) " "Using initial value X (don't care) for net \"LED\[7..4\]\" at top.vhd(15)" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576472 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DB\[7..4\] top.vhd(21) " "Using initial value X (don't care) for net \"DB\[7..4\]\" at top.vhd(21)" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576472 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcd_controller " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcd_controller\"" {  } { { "top.vhd" "lcd_controller" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737316576477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1Hz\"" {  } { { "top.vhd" "tim_1Hz" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737316576478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1MHz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1MHz\"" {  } { { "top.vhd" "tim_1MHz" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737316576479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RS GND " "Pin \"PCB_RS\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|PCB_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RW GND " "Pin \"PCB_RW\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|PCB_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_E GND " "Pin \"PCB_E\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|PCB_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[4\] GND " "Pin \"DB\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[5\] GND " "Pin \"DB\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[6\] GND " "Pin \"DB\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[7\] GND " "Pin \"DB\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737316576699 "|top|DB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737316576699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737316576730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737316576799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737316576857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737316576857 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316576872 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316576872 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316576872 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737316576872 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737316576872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737316576872 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737316576872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737316576872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737316576872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737316576878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 20:56:16 2025 " "Processing ended: Sun Jan 19 20:56:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737316576878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737316576878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737316576878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737316576878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737316577736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737316577736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 20:56:17 2025 " "Processing started: Sun Jan 19 20:56:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737316577736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737316577736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737316577736 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737316577778 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1737316577778 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1737316577778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737316577836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737316577836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CSEBA6U23I7S " "Selected device 5CSEBA6U23I7S for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737316577839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737316577858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737316577858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737316578069 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737316578082 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737316578128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 24 " "No exact pin location assignment(s) for 4 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1737316578215 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1737316583148 ""}
{ "Error" "EFPP_PLACER_ERROR_HEADER" "" "The Fitter failed to find a legal placement for all periphery components" { { "Info" "IFPP_BACKTRACK_COUNTS" "" "The following components had the most difficulty being legally placed:" { { "Info" "IFPP_NAME" "pin LED\[5\] (100%) " "pin LED\[5\] (100%)" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 14987 "The following components had the most difficulty being legally placed:" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Error" "EFPP_UNABLE_TO_PLACE" "" "After placing as many components as possible, the following errors remain:" { { "Error" "EFPP_CANNOT_PLACE" "1 pin " "The Fitter cannot place 1 pin." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "pin LED\[4\] " "The pin name(s): LED\[4\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "145 " "No legal location could be found out of 145 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECIO_INCOMPATIBLE_IO_VOLTAGE" "VCCIO 1.8V " "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)" { { "Info" "IFPP_NAME" "Y8 " "Y8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "Y4 " "Y4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "W8 " "W8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "Y5 " "Y5" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "T8 " "T8" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AB4 " "AB4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "U9 " "U9" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AA4 " "AA4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "V10 " "V10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AD4 " "AD4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "U10 " "U10" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AC4 " "AC4" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "and 110 more locations not displayed " "and 110 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/" { { 1 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} { { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22164 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22166 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22163 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22165 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22172 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22174 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22171 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22173 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22180 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22182 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22179 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22181 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22188 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22190 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22189 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22282 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22280 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22281 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22279 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22288 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22290 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22287 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22289 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22298 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22296 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22297 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22295 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22304 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22306 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22305 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22314 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22312 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22313 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22311 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22320 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22322 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22319 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22321 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22330 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22328 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22329 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22327 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22336 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22338 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22335 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22337 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22364 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22362 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22363 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22361 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22366 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22368 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22365 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22367 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22380 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22378 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22379 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22377 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22392 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22389 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22391 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22398 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22399 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22397 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22406 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22408 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22405 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22407 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22416 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22414 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22415 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22413 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22424 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22423 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22426 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22427 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22425 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22436 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22433 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22435 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22448 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22446 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22447 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22445 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22456 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22455 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22458 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22459 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22457 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22466 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22468 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22465 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22480 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22478 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22479 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22477 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22492 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22491 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22494 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22493 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22498 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22500 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22497 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22504 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22501 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22508 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22507 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22511 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22509 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22512 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22510 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22513 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22516 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22519 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22517 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22520 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22524 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22551 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22552 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22339 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22307 } { 11 { 0 "Could not find enough available I/O pin locations that can be configured to use a VCCIO voltage of 1.8V (122 locations affected)"} 22308 }  }  }  }  } }  } 0 179008 "Could not find enough available I/O pin locations that can be configured to use a %1!s! voltage of %2!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Error" "ECIO_IO_NONE" "single-ended output " "There were not enough single-ended output pin locations available (23 locations affected)" { { "Info" "IFPP_NAME" "Y11 " "Y11. Already placed at this location: pin PCB_RW" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad PCB_RW location PIN_Y11 due to: User Location Constraints (PIN_Y11) " "The I/O pad PCB_RW is constrained to the location PIN_Y11 due to: User Location Constraints (PIN_Y11)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 18 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "V11 " "V11. Already placed at this location: pin FPGA_CLK1_50" { { "Info" "IFPP_VALID_PROPAGATED_REGION" "pin (19, 0) to (32, 0) " "The pin is constrained to the region (19, 0) to (32, 0) due to related logic" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad FPGA_CLK1_50 location PIN_V11 due to: User Location Constraints (PIN_V11) " "The I/O pad FPGA_CLK1_50 is constrained to the location PIN_V11 due to: User Location Constraints (PIN_V11)" {  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 16 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""} { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 175013 "The %1!s! is constrained to the region %2!s! due to related logic" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AA13 " "AA13. Already placed at this location: pin PCB_RS" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad PCB_RS location PIN_AA13 due to: User Location Constraints (PIN_AA13) " "The I/O pad PCB_RS is constrained to the location PIN_AA13 due to: User Location Constraints (PIN_AA13)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 17 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AA15 " "AA15. Already placed at this location: pin DB\[6\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[6\] location PIN_AA15 due to: User Location Constraints (PIN_AA15) " "The I/O pad DB\[6\] is constrained to the location PIN_AA15 due to: User Location Constraints (PIN_AA15)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "Y15 " "Y15. Already placed at this location: pin DB\[7\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[7\] location PIN_Y15 due to: User Location Constraints (PIN_Y15) " "The I/O pad DB\[7\] is constrained to the location PIN_Y15 due to: User Location Constraints (PIN_Y15)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AA18 " "AA18. Already placed at this location: pin DB\[1\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[1\] location PIN_AA18 due to: User Location Constraints (PIN_AA18) " "The I/O pad DB\[1\] is constrained to the location PIN_AA18 due to: User Location Constraints (PIN_AA18)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AG26 " "AG26. Already placed at this location: pin DB\[3\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[3\] location PIN_AG26 due to: User Location Constraints (PIN_AG26) " "The I/O pad DB\[3\] is constrained to the location PIN_AG26 due to: User Location Constraints (PIN_AG26)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AG25 " "AG25. Already placed at this location: pin DB\[2\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[2\] location PIN_AG25 due to: User Location Constraints (PIN_AG25) " "The I/O pad DB\[2\] is constrained to the location PIN_AG25 due to: User Location Constraints (PIN_AG25)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AG28 " "AG28. Already placed at this location: pin DB\[5\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[5\] location PIN_AG28 due to: User Location Constraints (PIN_AG28) " "The I/O pad DB\[5\] is constrained to the location PIN_AG28 due to: User Location Constraints (PIN_AG28)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "AE25 " "AE25. Already placed at this location: pin DB\[4\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[4\] location PIN_AE25 due to: User Location Constraints (PIN_AE25) " "The I/O pad DB\[4\] is constrained to the location PIN_AE25 due to: User Location Constraints (PIN_AE25)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "Y18 " "Y18. Already placed at this location: pin DB\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad DB\[0\] location PIN_Y18 due to: User Location Constraints (PIN_Y18) " "The I/O pad DB\[0\] is constrained to the location PIN_Y18 due to: User Location Constraints (PIN_Y18)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 21 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "W15 " "W15. Already placed at this location: pin LED\[0\]" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad LED\[0\] location PIN_W15 due to: User Location Constraints (PIN_W15) " "The I/O pad LED\[0\] is constrained to the location PIN_W15 due to: User Location Constraints (PIN_W15)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1737316583206 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""} { "Info" "IFPP_NAME" "and 11 more locations not displayed " "and 11 more locations not displayed" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1737316583206 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/" { { 1 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} { { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22187 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22303 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22390 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22422 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22421 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22434 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22495 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22502 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22503 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22515 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22514 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22518 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22523 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22521 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22522 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22549 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22550 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22553 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22554 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22556 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22340 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22333 } { 11 { 0 "There were not enough single-ended output pin locations available (23 locations affected)"} 22334 }  }  }  }  } }  } 0 184016 "There were not enough %1!s! pin locations available" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 14986 "After placing as many components as possible, the following errors remain:" 0 0 "Design Software" 0 -1 1737316583206 ""}  } {  } 0 14996 "The Fitter failed to find a legal placement for all periphery components" 0 0 "Fitter" 0 -1 1737316583206 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737316583209 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737316583210 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1737316583230 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Pin LED\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1737316583231 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Pin LED\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1737316583231 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Pin LED\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1737316583231 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Pin LED\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "top.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/FPGA_project_Molari_Kretinin/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1737316583231 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1737316583231 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1737316583232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5441 " "Peak virtual memory: 5441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737316583405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 19 20:56:23 2025 " "Processing ended: Sun Jan 19 20:56:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737316583405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737316583405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737316583405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737316583405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 41 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 41 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737316583982 ""}
