# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mips.srcs/sources_1/imports/multi-cycle/alu.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/controlUnit.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/ir.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/main.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/memory.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/phase_generator.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/regfile.vhd" \
"../../../../mips.srcs/sources_1/imports/multi-cycle/tempreg.vhd" \
"../../../../mips.srcs/sources_1/new/test.vhd" \

# Do not sort compile order
nosort
