
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2652.871 ; gain = 0.000 ; free physical = 383110 ; free virtual = 469231
INFO: [Netlist 29-17] Analyzing 618 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.CYZGEqOkkX/device.xdc]
Finished Parsing XDC File [/tmp/tmp.CYZGEqOkkX/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.676 ; gain = 0.000 ; free physical = 382984 ; free virtual = 469105
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2720.676 ; gain = 322.137 ; free physical = 382984 ; free virtual = 469105
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2839.238 ; gain = 118.562 ; free physical = 382970 ; free virtual = 469091

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bd282826

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3084.488 ; gain = 245.250 ; free physical = 382736 ; free virtual = 468857

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 72 inverter(s) to 1120 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a1b8cabe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382627 ; free virtual = 468748
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 73 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a1b8cabe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382629 ; free virtual = 468750
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 154d944f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382675 ; free virtual = 468796
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 154d944f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382677 ; free virtual = 468798
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 154d944f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382675 ; free virtual = 468796
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 154d944f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382675 ; free virtual = 468796
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              73  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3264.363 ; gain = 0.000 ; free physical = 382672 ; free virtual = 468793
Ending Logic Optimization Task | Checksum: 125ca47a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3264.363 ; gain = 1.000 ; free physical = 382672 ; free virtual = 468793

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 125ca47a2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3264.363 ; gain = 0.000 ; free physical = 382669 ; free virtual = 468790

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125ca47a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.363 ; gain = 0.000 ; free physical = 382669 ; free virtual = 468790

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.363 ; gain = 0.000 ; free physical = 382669 ; free virtual = 468790
Ending Netlist Obfuscation Task | Checksum: 125ca47a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.363 ; gain = 0.000 ; free physical = 382669 ; free virtual = 468790
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3264.363 ; gain = 543.688 ; free physical = 382669 ; free virtual = 468790
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3304.383 ; gain = 40.020 ; free physical = 382602 ; free virtual = 468733
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4545.484 ; gain = 1241.102 ; free physical = 381741 ; free virtual = 467872
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381735 ; free virtual = 467866
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b98987c2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381735 ; free virtual = 467866
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381735 ; free virtual = 467866

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 464c80fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381779 ; free virtual = 467911

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d4b2f711

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381721 ; free virtual = 467852

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d4b2f711

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381721 ; free virtual = 467852
Phase 1 Placer Initialization | Checksum: d4b2f711

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381719 ; free virtual = 467850

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 13051c212

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381672 ; free virtual = 467803

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: cf0f3c6f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381672 ; free virtual = 467803

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: cf0f3c6f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381659 ; free virtual = 467791

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: f0de09eb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381647 ; free virtual = 467778

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: f0de09eb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381641 ; free virtual = 467772
Phase 2.1.1 Partition Driven Placement | Checksum: f0de09eb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381650 ; free virtual = 467781
Phase 2.1 Floorplanning | Checksum: 138902360

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381650 ; free virtual = 467781

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 138902360

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4545.484 ; gain = 0.000 ; free physical = 381650 ; free virtual = 467781

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 293 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 134 nets or cells. Created 0 new cell, deleted 134 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 20 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 50 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 50 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381635 ; free virtual = 467767
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381634 ; free virtual = 467766

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            134  |                   134  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    12  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            134  |                   146  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: f00ebc7e

Time (s): cpu = 00:02:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381640 ; free virtual = 467772
Phase 2.3 Global Placement Core | Checksum: 1195086a5

Time (s): cpu = 00:02:06 ; elapsed = 00:00:51 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381631 ; free virtual = 467762
Phase 2 Global Placement | Checksum: 1195086a5

Time (s): cpu = 00:02:06 ; elapsed = 00:00:51 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381650 ; free virtual = 467782

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106a81fc6

Time (s): cpu = 00:02:09 ; elapsed = 00:00:52 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381644 ; free virtual = 467775

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ded0a63

Time (s): cpu = 00:02:13 ; elapsed = 00:00:54 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381649 ; free virtual = 467780

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 123c96f11

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381620 ; free virtual = 467751

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1315991ed

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381619 ; free virtual = 467750

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: e5263c34

Time (s): cpu = 00:02:22 ; elapsed = 00:01:01 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381601 ; free virtual = 467733
Phase 3.3 Small Shape DP | Checksum: 1240c5826

Time (s): cpu = 00:02:32 ; elapsed = 00:01:05 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381603 ; free virtual = 467734

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: ef990a63

Time (s): cpu = 00:02:34 ; elapsed = 00:01:07 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381589 ; free virtual = 467721

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: c0288945

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381590 ; free virtual = 467721
Phase 3 Detail Placement | Checksum: c0288945

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381592 ; free virtual = 467723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b26db47

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.826 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a5cb154f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381903 ; free virtual = 468035
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 205ad280d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381853 ; free virtual = 467985
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b26db47

Time (s): cpu = 00:02:55 ; elapsed = 00:01:13 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381846 ; free virtual = 467978
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.826. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:55 ; elapsed = 00:01:13 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381846 ; free virtual = 467978
Phase 4.1 Post Commit Optimization | Checksum: 219a24bee

Time (s): cpu = 00:02:55 ; elapsed = 00:01:14 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381811 ; free virtual = 467942

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 219a24bee

Time (s): cpu = 00:02:57 ; elapsed = 00:01:15 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381749 ; free virtual = 467880

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 219a24bee

Time (s): cpu = 00:02:57 ; elapsed = 00:01:15 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381754 ; free virtual = 467885
Phase 4.3 Placer Reporting | Checksum: 219a24bee

Time (s): cpu = 00:02:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381755 ; free virtual = 467886

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381755 ; free virtual = 467886

Time (s): cpu = 00:02:57 ; elapsed = 00:01:16 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381755 ; free virtual = 467886
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21992827f

Time (s): cpu = 00:02:58 ; elapsed = 00:01:16 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381755 ; free virtual = 467886
Ending Placer Task | Checksum: 1284b6e77

Time (s): cpu = 00:02:58 ; elapsed = 00:01:16 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381755 ; free virtual = 467886
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:01:20 . Memory (MB): peak = 4552.512 ; gain = 7.027 ; free physical = 381826 ; free virtual = 467958
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381749 ; free virtual = 467933
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381824 ; free virtual = 467970
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381811 ; free virtual = 467956
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381821 ; free virtual = 467967
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381773 ; free virtual = 467972
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381815 ; free virtual = 467975
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 62adb61f ConstDB: 0 ShapeSum: c59db858 RouteDB: 0

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381706 ; free virtual = 467866
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in[860]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[860]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[861]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[861]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[874]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[874]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[811]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[811]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[819]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[819]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[883]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[883]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[818]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[818]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[878]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[878]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[873]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[873]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[869]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[869]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[941]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[941]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[929]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[929]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[1005]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[1005]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[1006]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[1006]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[1003]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[1003]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[483]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[483]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[994]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[994]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[995]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[995]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[932]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[932]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[997]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[997]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[424]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[424]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[489]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[489]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[934]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[934]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[998]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[998]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[799]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[799]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[798]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[798]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[862]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[862]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[792]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[792]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[856]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[856]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[857]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[857]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[413]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[413]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[854]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[854]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[794]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[794]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[795]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[795]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[858]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[858]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[791]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[791]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[924]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[924]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[925]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[925]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[920]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[920]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[921]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[921]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[877]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[877]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[816]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[816]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[812]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[812]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[876]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[876]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[882]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[882]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[806]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[806]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[870]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[870]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[871]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[871]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[800]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[800]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[866]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[866]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[868]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[868]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[809]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[809]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[872]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[872]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[430]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[430]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[493]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[493]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[1004]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[1004]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[482]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[482]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[930]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[930]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[931]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[931]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[933]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[933]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[996]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[996]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[488]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[488]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[425]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[425]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[1000]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[1000]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[947]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[947]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[863]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[863]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[796]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[796]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[797]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[797]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[477]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[477]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[411]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[411]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[991]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[991]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[926]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[926]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[927]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[927]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[990]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[990]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[852]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[852]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[848]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[848]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[849]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[849]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[922]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[922]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[923]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[923]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[986]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[986]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[839]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[839]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[988]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[988]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[989]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[989]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[817]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[817]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[813]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[813]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[881]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[881]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[880]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[880]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[801]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[801]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[802]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[802]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[867]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[867]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[803]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[803]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[804]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[804]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[805]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[805]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[808]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[808]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[428]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[428]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[429]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[429]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[492]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[492]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 162959694

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381706 ; free virtual = 467866
Post Restoration Checksum: NetGraph: b3b8a244 NumContArr: aedcf450 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 162959694

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381660 ; free virtual = 467819

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 162959694

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381660 ; free virtual = 467819

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 162959694

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381658 ; free virtual = 467818

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 246a19203

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381652 ; free virtual = 467812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.923  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ccb54e66

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381648 ; free virtual = 467808

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41169
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30825
  Number of Partially Routed Nets     = 10344
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ccb54e66

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381650 ; free virtual = 467810
Phase 3 Initial Routing | Checksum: 1cdfd3e85

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381624 ; free virtual = 467784

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9609
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.054  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a4efa2c2

Time (s): cpu = 00:01:52 ; elapsed = 00:00:43 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381666 ; free virtual = 467826

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 21260259c

Time (s): cpu = 00:01:52 ; elapsed = 00:00:43 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381668 ; free virtual = 467828
Phase 4 Rip-up And Reroute | Checksum: 21260259c

Time (s): cpu = 00:01:52 ; elapsed = 00:00:43 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381668 ; free virtual = 467828

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21260259c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381667 ; free virtual = 467827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21260259c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381667 ; free virtual = 467827
Phase 5 Delay and Skew Optimization | Checksum: 21260259c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381667 ; free virtual = 467827

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1866dfb9e

Time (s): cpu = 00:02:00 ; elapsed = 00:00:46 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381668 ; free virtual = 467828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.054  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1866dfb9e

Time (s): cpu = 00:02:01 ; elapsed = 00:00:46 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381668 ; free virtual = 467828
Phase 6 Post Hold Fix | Checksum: 1866dfb9e

Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381668 ; free virtual = 467828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.16831 %
  Global Horizontal Routing Utilization  = 5.59397 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1536957bc

Time (s): cpu = 00:02:02 ; elapsed = 00:00:47 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381669 ; free virtual = 467829

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1536957bc

Time (s): cpu = 00:02:02 ; elapsed = 00:00:47 . Memory (MB): peak = 4552.512 ; gain = 0.000 ; free physical = 381667 ; free virtual = 467826

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1536957bc

Time (s): cpu = 00:02:05 ; elapsed = 00:00:49 . Memory (MB): peak = 4553.516 ; gain = 1.004 ; free physical = 381662 ; free virtual = 467821

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.054  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1536957bc

Time (s): cpu = 00:02:06 ; elapsed = 00:00:50 . Memory (MB): peak = 4553.516 ; gain = 1.004 ; free physical = 381664 ; free virtual = 467824
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:06 ; elapsed = 00:00:50 . Memory (MB): peak = 4553.516 ; gain = 1.004 ; free physical = 381725 ; free virtual = 467885

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:18 ; elapsed = 00:00:55 . Memory (MB): peak = 4553.516 ; gain = 1.004 ; free physical = 381725 ; free virtual = 467885
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4553.516 ; gain = 0.000 ; free physical = 381624 ; free virtual = 467849
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4553.516 ; gain = 0.000 ; free physical = 381693 ; free virtual = 467871
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 4624.387 ; gain = 70.871 ; free physical = 381642 ; free virtual = 467820
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.CYZGEqOkkX/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4624.387 ; gain = 0.000 ; free physical = 381646 ; free virtual = 467824
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4660.461 ; gain = 36.074 ; free physical = 381592 ; free virtual = 467777
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 16:54:27 2023...
