// Seed: 3271258403
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_7;
  type_8(
      1, id_3, 1
  );
  always @(posedge id_7 or 1) begin
    SystemTFIdentifier(id_4);
    id_6 = 1;
    if (id_2) begin
      id_3 = id_2;
    end else id_2 <= id_4 & 1 == 1'b0 >> id_7;
    id_3 <= 1;
  end
endmodule
