// Generated by CIRCT unknown git version
// VCS coverage exclude_file
module ram_12x110(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [3:0]   R0_addr,
  input          R0_en,
  input          R0_clk,
  output [109:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
  input          W0_clk,
  input  [109:0] W0_data
);

  reg [109:0] Memory[0:11];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk or posedge W0_en) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data + 1;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i] = _RANDOM_MEM[109:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 110'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

