<stg><name>pooling.2.1</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="17" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="32">
<![CDATA[
entry:3 %empty = trunc i32 %img_width_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %sub = add i32 %img_height_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %sub2 = add i32 %img_width_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:8 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:9 %p_neg = sub i21 0, i21 %empty

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="20" op_0_bw="20" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %p_lshr_cast = partselect i20 @_ssdm_op_PartSelect.i20.i21.i32.i32, i21 %p_neg, i32 1, i32 20

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:11 %p_neg_t = sub i20 0, i20 %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %p_lshr_f_cast = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %img_width_read, i32 1, i32 20

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:13 %div133 = select i1 %tmp_1, i20 %p_neg_t, i20 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="div133"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %icmp_ln30 = icmp_sgt  i32 %sub, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:15 %br_ln30 = br i1 %icmp_ln30, void %for.end142, void %VITIS_LOOP_31_2.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:1 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:2 %sext_ln30 = sext i32 %sub2

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:3 %trunc_ln30 = trunc i32 %sub

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:4 %sext_ln30_1 = sext i32 %img_width_read

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:5 %add_ln30 = add i31 %trunc_ln30, i31 2147483647

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:6 %lshr_ln = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln30, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="30">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:7 %zext_ln30 = zext i30 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:8 %add_ln30_1 = add i31 %zext_ln30, i31 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:9 %img_width_cast1 = sext i32 %img_width_read

]]></Node>
<StgValue><ssdm name="img_width_cast1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:10 %store_ln0 = store i31 0, i31 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:11 %store_ln30 = store i32 0, i32 %y

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_2.lr.ph:12 %br_ln30 = br void %VITIS_LOOP_31_2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_2:0 %indvar_load = load i31 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_31_2:1 %icmp_ln30_1 = icmp_eq  i31 %indvar_load, i31 %add_ln30_1

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_2:2 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_31_2:3 %add_ln30_3 = add i31 %indvar_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_2:4 %br_ln30 = br i1 %icmp_ln30_1, void %VITIS_LOOP_31_2.split, void %for.end142.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="31">
<![CDATA[
VITIS_LOOP_31_2.split:2 %empty_38 = trunc i31 %indvar_load

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="30">
<![CDATA[
VITIS_LOOP_31_2.split:3 %indvar_cast_cast = zext i30 %empty_38

]]></Node>
<StgValue><ssdm name="indvar_cast_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
VITIS_LOOP_31_2.split:4 %empty_39 = mul i62 %img_width_cast1, i62 %indvar_cast_cast

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
for.end142.loopexit:0 %br_ln0 = br void %for.end142

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
for.end142:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_2.split:0 %y_load_1 = load i32 %y

]]></Node>
<StgValue><ssdm name="y_load_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_2.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="62" op_2_bw="1">
<![CDATA[
VITIS_LOOP_31_2.split:5 %tmp = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i62.i1, i62 %empty_39, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_31_2.split:6 %tmp_cast = sext i63 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_31_2.split:7 %p_cast2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %y_load_1, i32 1, i32 20

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_31_2.split:8 %empty_40 = mul i20 %p_cast2, i20 %div133

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_2.split:9 %add_ln32 = add i64 %tmp_cast, i64 %input_read

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_2.split:10 %br_ln31 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5:0 %x = phi i32 0, void %VITIS_LOOP_31_2.split, i32 %add_ln31, void %for.body5.split

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="33" op_0_bw="32">
<![CDATA[
for.body5:1 %zext_ln31_1 = zext i32 %x

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body5:2 %icmp_ln31 = icmp_slt  i33 %zext_ln31_1, i33 %sext_ln30

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5:3 %br_ln31 = br i1 %icmp_ln31, void %for.inc140.loopexit, void %for.body5.split

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
for.body5.split:0 %zext_ln31 = zext i32 %x

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body5.split:2 %add_ln32_1 = add i33 %sext_ln30_1, i33 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="33">
<![CDATA[
for.body5.split:3 %sext_ln32 = sext i33 %add_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body5.split:4 %add_ln32_2 = add i64 %sext_ln32, i64 %add_ln32

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body5.split:5 %add_ln32_4 = add i64 %zext_ln31, i64 %input_read

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body5.split:6 %add_ln32_3 = add i64 %add_ln32_4, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.body5.split:7 %gmem_addr = getelementptr i8 %gmem, i64 %add_ln32_3

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.body5.split:11 %gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln32_2

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split:21 %trunc_ln1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %x, i32 1, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body5.split:22 %add_ln46 = add i20 %trunc_ln1, i20 %empty_40

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split:26 %add_ln31 = add i32 %x, i32 2

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc140.loopexit:0 %y_load = load i32 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc140.loopexit:1 %add_ln30_2 = add i32 %y_load, i32 2

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc140.loopexit:2 %store_ln30 = store i31 %add_ln30_3, i31 %indvar

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc140.loopexit:3 %store_ln30 = store i32 %add_ln30_2, i32 %y

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc140.loopexit:4 %br_ln30 = br void %VITIS_LOOP_31_2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="98" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.body5.split:8 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body5.split:9 %pool_val = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="pool_val"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split:12 %empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 2

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body5.split:10 %gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body5.split:13 %pool_val_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="pool_val_2"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body5.split:15 %icmp_ln38 = icmp_ult  i8 %gmem_addr_read_1, i8 %pool_val

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body5.split:16 %pool_val_1 = select i1 %icmp_ln38, i8 %gmem_addr_read_1, i8 %pool_val

]]></Node>
<StgValue><ssdm name="pool_val_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body5.split:14 %gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body5.split:17 %icmp_ln39 = icmp_ult  i8 %pool_val_2, i8 %pool_val_1

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body5.split:18 %pool_val_3 = select i1 %icmp_ln39, i8 %pool_val_2, i8 %pool_val_1

]]></Node>
<StgValue><ssdm name="pool_val_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body5.split:19 %icmp_ln40 = icmp_ult  i8 %gmem_addr_1_read_1, i8 %pool_val_3

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body5.split:20 %pool_val_4 = select i1 %icmp_ln40, i8 %gmem_addr_1_read_1, i8 %pool_val_3

]]></Node>
<StgValue><ssdm name="pool_val_4"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="20">
<![CDATA[
for.body5.split:23 %zext_ln46 = zext i20 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split:24 %output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
for.body5.split:25 %store_ln46 = store i8 %pool_val_4, i20 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.body5.split:27 %br_ln31 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="137" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="139" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="img_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="img_height"/></StgValue>
</port>
<port id="141" name="img_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="img_width"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i32" to="img_width_read" fromId="142" toId="18">
</dataflow>
<dataflow id="144" from="img_width" to="img_width_read" fromId="141" toId="18">
</dataflow>
<dataflow id="145" from="_ssdm_op_Read.ap_auto.i32" to="img_height_read" fromId="142" toId="19">
</dataflow>
<dataflow id="146" from="img_height" to="img_height_read" fromId="140" toId="19">
</dataflow>
<dataflow id="148" from="_ssdm_op_Read.ap_auto.i64" to="input_read" fromId="147" toId="20">
</dataflow>
<dataflow id="149" from="input_r" to="input_read" fromId="138" toId="20">
</dataflow>
<dataflow id="150" from="img_width_read" to="empty" fromId="18" toId="21">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="22">
</dataflow>
<dataflow id="153" from="gmem" to="specinterface_ln0" fromId="137" toId="22">
</dataflow>
<dataflow id="155" from="empty" to="specinterface_ln0" fromId="154" toId="22">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="158" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="159" toId="22">
</dataflow>
<dataflow id="161" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="162" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="164" from="empty_1" to="specinterface_ln0" fromId="163" toId="22">
</dataflow>
<dataflow id="166" from="empty_2" to="specinterface_ln0" fromId="165" toId="22">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="159" toId="22">
</dataflow>
<dataflow id="169" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="22">
</dataflow>
<dataflow id="170" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="22">
</dataflow>
<dataflow id="171" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="22">
</dataflow>
<dataflow id="172" from="StgValue_168" to="specinterface_ln0" fromId="168" toId="22">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="159" toId="22">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="159" toId="22">
</dataflow>
<dataflow id="176" from="StgValue_175" to="specinterface_ln0" fromId="175" toId="22">
</dataflow>
<dataflow id="177" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="178" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="22">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecPipeline" to="specpipeline_ln29" fromId="179" toId="23">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specpipeline_ln29" fromId="181" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_156" to="specpipeline_ln29" fromId="156" toId="23">
</dataflow>
<dataflow id="184" from="StgValue_156" to="specpipeline_ln29" fromId="156" toId="23">
</dataflow>
<dataflow id="185" from="StgValue_156" to="specpipeline_ln29" fromId="156" toId="23">
</dataflow>
<dataflow id="186" from="empty_0" to="specpipeline_ln29" fromId="159" toId="23">
</dataflow>
<dataflow id="187" from="img_height_read" to="sub" fromId="19" toId="24">
</dataflow>
<dataflow id="188" from="StgValue_175" to="sub" fromId="175" toId="24">
</dataflow>
<dataflow id="189" from="img_width_read" to="sub2" fromId="18" toId="25">
</dataflow>
<dataflow id="190" from="StgValue_175" to="sub2" fromId="175" toId="25">
</dataflow>
<dataflow id="192" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_1" fromId="191" toId="26">
</dataflow>
<dataflow id="193" from="img_width_read" to="tmp_1" fromId="18" toId="26">
</dataflow>
<dataflow id="195" from="StgValue_194" to="tmp_1" fromId="194" toId="26">
</dataflow>
<dataflow id="197" from="StgValue_196" to="p_neg" fromId="196" toId="27">
</dataflow>
<dataflow id="198" from="empty" to="p_neg" fromId="21" toId="27">
</dataflow>
<dataflow id="200" from="_ssdm_op_PartSelect.i20.i21.i32.i32" to="p_lshr_cast" fromId="199" toId="28">
</dataflow>
<dataflow id="201" from="p_neg" to="p_lshr_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="202" from="StgValue_181" to="p_lshr_cast" fromId="181" toId="28">
</dataflow>
<dataflow id="204" from="StgValue_203" to="p_lshr_cast" fromId="203" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_205" to="p_neg_t" fromId="205" toId="29">
</dataflow>
<dataflow id="207" from="p_lshr_cast" to="p_neg_t" fromId="28" toId="29">
</dataflow>
<dataflow id="209" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="p_lshr_f_cast" fromId="208" toId="30">
</dataflow>
<dataflow id="210" from="img_width_read" to="p_lshr_f_cast" fromId="18" toId="30">
</dataflow>
<dataflow id="211" from="StgValue_181" to="p_lshr_f_cast" fromId="181" toId="30">
</dataflow>
<dataflow id="212" from="StgValue_203" to="p_lshr_f_cast" fromId="203" toId="30">
</dataflow>
<dataflow id="213" from="tmp_1" to="div133" fromId="26" toId="31">
</dataflow>
<dataflow id="214" from="p_neg_t" to="div133" fromId="29" toId="31">
</dataflow>
<dataflow id="215" from="p_lshr_f_cast" to="div133" fromId="30" toId="31">
</dataflow>
<dataflow id="216" from="sub" to="icmp_ln30" fromId="24" toId="32">
</dataflow>
<dataflow id="217" from="StgValue_156" to="icmp_ln30" fromId="156" toId="32">
</dataflow>
<dataflow id="218" from="icmp_ln30" to="br_ln30" fromId="32" toId="33">
</dataflow>
<dataflow id="219" from="StgValue_181" to="y" fromId="181" toId="34">
</dataflow>
<dataflow id="220" from="StgValue_181" to="indvar" fromId="181" toId="35">
</dataflow>
<dataflow id="221" from="sub2" to="sext_ln30" fromId="25" toId="36">
</dataflow>
<dataflow id="222" from="sub" to="trunc_ln30" fromId="24" toId="37">
</dataflow>
<dataflow id="223" from="img_width_read" to="sext_ln30_1" fromId="18" toId="38">
</dataflow>
<dataflow id="224" from="trunc_ln30" to="add_ln30" fromId="37" toId="39">
</dataflow>
<dataflow id="226" from="StgValue_225" to="add_ln30" fromId="225" toId="39">
</dataflow>
<dataflow id="228" from="_ssdm_op_PartSelect.i30.i31.i32.i32" to="lshr_ln" fromId="227" toId="40">
</dataflow>
<dataflow id="229" from="add_ln30" to="lshr_ln" fromId="39" toId="40">
</dataflow>
<dataflow id="230" from="StgValue_181" to="lshr_ln" fromId="181" toId="40">
</dataflow>
<dataflow id="232" from="StgValue_231" to="lshr_ln" fromId="231" toId="40">
</dataflow>
<dataflow id="233" from="lshr_ln" to="zext_ln30" fromId="40" toId="41">
</dataflow>
<dataflow id="234" from="zext_ln30" to="add_ln30_1" fromId="41" toId="42">
</dataflow>
<dataflow id="236" from="StgValue_235" to="add_ln30_1" fromId="235" toId="42">
</dataflow>
<dataflow id="237" from="img_width_read" to="img_width_cast1" fromId="18" toId="43">
</dataflow>
<dataflow id="239" from="StgValue_238" to="store_ln0" fromId="238" toId="44">
</dataflow>
<dataflow id="240" from="indvar" to="store_ln0" fromId="35" toId="44">
</dataflow>
<dataflow id="241" from="StgValue_156" to="store_ln30" fromId="156" toId="45">
</dataflow>
<dataflow id="242" from="y" to="store_ln30" fromId="34" toId="45">
</dataflow>
<dataflow id="243" from="indvar" to="indvar_load" fromId="35" toId="47">
</dataflow>
<dataflow id="244" from="indvar_load" to="icmp_ln30_1" fromId="47" toId="48">
</dataflow>
<dataflow id="245" from="add_ln30_1" to="icmp_ln30_1" fromId="42" toId="48">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="246" toId="49">
</dataflow>
<dataflow id="249" from="StgValue_248" to="empty_37" fromId="248" toId="49">
</dataflow>
<dataflow id="251" from="StgValue_250" to="empty_37" fromId="250" toId="49">
</dataflow>
<dataflow id="253" from="StgValue_252" to="empty_37" fromId="252" toId="49">
</dataflow>
<dataflow id="254" from="indvar_load" to="add_ln30_3" fromId="47" toId="50">
</dataflow>
<dataflow id="255" from="StgValue_235" to="add_ln30_3" fromId="235" toId="50">
</dataflow>
<dataflow id="256" from="icmp_ln30_1" to="br_ln30" fromId="48" toId="51">
</dataflow>
<dataflow id="257" from="indvar_load" to="empty_38" fromId="47" toId="52">
</dataflow>
<dataflow id="258" from="empty_38" to="indvar_cast_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="259" from="img_width_cast1" to="empty_39" fromId="43" toId="54">
</dataflow>
<dataflow id="260" from="indvar_cast_cast" to="empty_39" fromId="53" toId="54">
</dataflow>
<dataflow id="261" from="y" to="y_load_1" fromId="34" toId="57">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="262" toId="58">
</dataflow>
<dataflow id="265" from="empty_19" to="specloopname_ln30" fromId="264" toId="58">
</dataflow>
<dataflow id="267" from="_ssdm_op_BitConcatenate.i63.i62.i1" to="tmp" fromId="266" toId="59">
</dataflow>
<dataflow id="268" from="empty_39" to="tmp" fromId="54" toId="59">
</dataflow>
<dataflow id="270" from="StgValue_269" to="tmp" fromId="269" toId="59">
</dataflow>
<dataflow id="271" from="tmp" to="tmp_cast" fromId="59" toId="60">
</dataflow>
<dataflow id="272" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="p_cast2" fromId="208" toId="61">
</dataflow>
<dataflow id="273" from="y_load_1" to="p_cast2" fromId="57" toId="61">
</dataflow>
<dataflow id="274" from="StgValue_181" to="p_cast2" fromId="181" toId="61">
</dataflow>
<dataflow id="275" from="StgValue_203" to="p_cast2" fromId="203" toId="61">
</dataflow>
<dataflow id="276" from="p_cast2" to="empty_40" fromId="61" toId="62">
</dataflow>
<dataflow id="277" from="div133" to="empty_40" fromId="31" toId="62">
</dataflow>
<dataflow id="278" from="tmp_cast" to="add_ln32" fromId="60" toId="63">
</dataflow>
<dataflow id="279" from="input_read" to="add_ln32" fromId="20" toId="63">
</dataflow>
<dataflow id="280" from="StgValue_156" to="x" fromId="156" toId="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="br_ln31" to="x" fromId="64" toId="65">
</dataflow>
<dataflow id="282" from="add_ln31" to="x" fromId="79" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="283" from="br_ln31" to="x" fromId="115" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="284" from="x" to="zext_ln31_1" fromId="65" toId="66">
</dataflow>
<dataflow id="285" from="zext_ln31_1" to="icmp_ln31" fromId="66" toId="67">
</dataflow>
<dataflow id="286" from="sext_ln30" to="icmp_ln31" fromId="36" toId="67">
</dataflow>
<dataflow id="287" from="icmp_ln31" to="br_ln31" fromId="67" toId="68">
</dataflow>
<dataflow id="288" from="x" to="zext_ln31" fromId="65" toId="69">
</dataflow>
<dataflow id="289" from="sext_ln30_1" to="add_ln32_1" fromId="38" toId="70">
</dataflow>
<dataflow id="290" from="zext_ln31_1" to="add_ln32_1" fromId="66" toId="70">
</dataflow>
<dataflow id="291" from="add_ln32_1" to="sext_ln32" fromId="70" toId="71">
</dataflow>
<dataflow id="292" from="sext_ln32" to="add_ln32_2" fromId="71" toId="72">
</dataflow>
<dataflow id="293" from="add_ln32" to="add_ln32_2" fromId="63" toId="72">
</dataflow>
<dataflow id="294" from="zext_ln31" to="add_ln32_4" fromId="69" toId="73">
</dataflow>
<dataflow id="295" from="input_read" to="add_ln32_4" fromId="20" toId="73">
</dataflow>
<dataflow id="296" from="add_ln32_4" to="add_ln32_3" fromId="73" toId="74">
</dataflow>
<dataflow id="297" from="tmp_cast" to="add_ln32_3" fromId="60" toId="74">
</dataflow>
<dataflow id="298" from="gmem" to="gmem_addr" fromId="137" toId="75">
</dataflow>
<dataflow id="299" from="add_ln32_3" to="gmem_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="300" from="gmem" to="gmem_addr_1" fromId="137" toId="76">
</dataflow>
<dataflow id="301" from="add_ln32_2" to="gmem_addr_1" fromId="72" toId="76">
</dataflow>
<dataflow id="302" from="_ssdm_op_PartSelect.i20.i32.i32.i32" to="trunc_ln1" fromId="208" toId="77">
</dataflow>
<dataflow id="303" from="x" to="trunc_ln1" fromId="65" toId="77">
</dataflow>
<dataflow id="304" from="StgValue_181" to="trunc_ln1" fromId="181" toId="77">
</dataflow>
<dataflow id="305" from="StgValue_203" to="trunc_ln1" fromId="203" toId="77">
</dataflow>
<dataflow id="306" from="trunc_ln1" to="add_ln46" fromId="77" toId="78">
</dataflow>
<dataflow id="307" from="empty_40" to="add_ln46" fromId="62" toId="78">
</dataflow>
<dataflow id="308" from="x" to="add_ln31" fromId="65" toId="79">
</dataflow>
<dataflow id="310" from="StgValue_309" to="add_ln31" fromId="309" toId="79">
</dataflow>
<dataflow id="311" from="y" to="y_load" fromId="34" toId="80">
</dataflow>
<dataflow id="312" from="y_load" to="add_ln30_2" fromId="80" toId="81">
</dataflow>
<dataflow id="313" from="StgValue_309" to="add_ln30_2" fromId="309" toId="81">
</dataflow>
<dataflow id="314" from="add_ln30_3" to="store_ln30" fromId="50" toId="82">
</dataflow>
<dataflow id="315" from="indvar" to="store_ln30" fromId="35" toId="82">
</dataflow>
<dataflow id="316" from="add_ln30_2" to="store_ln30" fromId="81" toId="83">
</dataflow>
<dataflow id="317" from="y" to="store_ln30" fromId="34" toId="83">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="85">
</dataflow>
<dataflow id="320" from="gmem_addr" to="empty_41" fromId="75" toId="85">
</dataflow>
<dataflow id="322" from="StgValue_321" to="empty_41" fromId="321" toId="85">
</dataflow>
<dataflow id="323" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="86">
</dataflow>
<dataflow id="324" from="gmem_addr" to="empty_41" fromId="75" toId="86">
</dataflow>
<dataflow id="325" from="StgValue_321" to="empty_41" fromId="321" toId="86">
</dataflow>
<dataflow id="326" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="87">
</dataflow>
<dataflow id="327" from="gmem_addr_1" to="empty_42" fromId="76" toId="87">
</dataflow>
<dataflow id="328" from="StgValue_321" to="empty_42" fromId="321" toId="87">
</dataflow>
<dataflow id="329" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="88">
</dataflow>
<dataflow id="330" from="gmem_addr" to="empty_41" fromId="75" toId="88">
</dataflow>
<dataflow id="331" from="StgValue_321" to="empty_41" fromId="321" toId="88">
</dataflow>
<dataflow id="332" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="89">
</dataflow>
<dataflow id="333" from="gmem_addr_1" to="empty_42" fromId="76" toId="89">
</dataflow>
<dataflow id="334" from="StgValue_321" to="empty_42" fromId="321" toId="89">
</dataflow>
<dataflow id="335" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="90">
</dataflow>
<dataflow id="336" from="gmem_addr" to="empty_41" fromId="75" toId="90">
</dataflow>
<dataflow id="337" from="StgValue_321" to="empty_41" fromId="321" toId="90">
</dataflow>
<dataflow id="338" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="91">
</dataflow>
<dataflow id="339" from="gmem_addr_1" to="empty_42" fromId="76" toId="91">
</dataflow>
<dataflow id="340" from="StgValue_321" to="empty_42" fromId="321" toId="91">
</dataflow>
<dataflow id="341" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="92">
</dataflow>
<dataflow id="342" from="gmem_addr" to="empty_41" fromId="75" toId="92">
</dataflow>
<dataflow id="343" from="StgValue_321" to="empty_41" fromId="321" toId="92">
</dataflow>
<dataflow id="344" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="93">
</dataflow>
<dataflow id="345" from="gmem_addr_1" to="empty_42" fromId="76" toId="93">
</dataflow>
<dataflow id="346" from="StgValue_321" to="empty_42" fromId="321" toId="93">
</dataflow>
<dataflow id="347" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="94">
</dataflow>
<dataflow id="348" from="gmem_addr" to="empty_41" fromId="75" toId="94">
</dataflow>
<dataflow id="349" from="StgValue_321" to="empty_41" fromId="321" toId="94">
</dataflow>
<dataflow id="350" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="95">
</dataflow>
<dataflow id="351" from="gmem_addr_1" to="empty_42" fromId="76" toId="95">
</dataflow>
<dataflow id="352" from="StgValue_321" to="empty_42" fromId="321" toId="95">
</dataflow>
<dataflow id="353" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="96">
</dataflow>
<dataflow id="354" from="gmem_addr" to="empty_41" fromId="75" toId="96">
</dataflow>
<dataflow id="355" from="StgValue_321" to="empty_41" fromId="321" toId="96">
</dataflow>
<dataflow id="356" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="97">
</dataflow>
<dataflow id="357" from="gmem_addr_1" to="empty_42" fromId="76" toId="97">
</dataflow>
<dataflow id="358" from="StgValue_321" to="empty_42" fromId="321" toId="97">
</dataflow>
<dataflow id="359" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_41" fromId="318" toId="98">
</dataflow>
<dataflow id="360" from="gmem_addr" to="empty_41" fromId="75" toId="98">
</dataflow>
<dataflow id="361" from="StgValue_321" to="empty_41" fromId="321" toId="98">
</dataflow>
<dataflow id="362" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="99">
</dataflow>
<dataflow id="363" from="gmem_addr_1" to="empty_42" fromId="76" toId="99">
</dataflow>
<dataflow id="364" from="StgValue_321" to="empty_42" fromId="321" toId="99">
</dataflow>
<dataflow id="366" from="_ssdm_op_Read.m_axi.p1i8" to="pool_val" fromId="365" toId="100">
</dataflow>
<dataflow id="367" from="gmem_addr" to="pool_val" fromId="75" toId="100">
</dataflow>
<dataflow id="368" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_42" fromId="318" toId="101">
</dataflow>
<dataflow id="369" from="gmem_addr_1" to="empty_42" fromId="76" toId="101">
</dataflow>
<dataflow id="370" from="StgValue_321" to="empty_42" fromId="321" toId="101">
</dataflow>
<dataflow id="371" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read_1" fromId="365" toId="102">
</dataflow>
<dataflow id="372" from="gmem_addr" to="gmem_addr_read_1" fromId="75" toId="102">
</dataflow>
<dataflow id="373" from="_ssdm_op_Read.m_axi.p1i8" to="pool_val_2" fromId="365" toId="103">
</dataflow>
<dataflow id="374" from="gmem_addr_1" to="pool_val_2" fromId="76" toId="103">
</dataflow>
<dataflow id="375" from="gmem_addr_read_1" to="icmp_ln38" fromId="102" toId="104">
</dataflow>
<dataflow id="376" from="pool_val" to="icmp_ln38" fromId="100" toId="104">
</dataflow>
<dataflow id="377" from="icmp_ln38" to="pool_val_1" fromId="104" toId="105">
</dataflow>
<dataflow id="378" from="gmem_addr_read_1" to="pool_val_1" fromId="102" toId="105">
</dataflow>
<dataflow id="379" from="pool_val" to="pool_val_1" fromId="100" toId="105">
</dataflow>
<dataflow id="380" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_1_read_1" fromId="365" toId="106">
</dataflow>
<dataflow id="381" from="gmem_addr_1" to="gmem_addr_1_read_1" fromId="76" toId="106">
</dataflow>
<dataflow id="382" from="pool_val_2" to="icmp_ln39" fromId="103" toId="107">
</dataflow>
<dataflow id="383" from="pool_val_1" to="icmp_ln39" fromId="105" toId="107">
</dataflow>
<dataflow id="384" from="icmp_ln39" to="pool_val_3" fromId="107" toId="108">
</dataflow>
<dataflow id="385" from="pool_val_2" to="pool_val_3" fromId="103" toId="108">
</dataflow>
<dataflow id="386" from="pool_val_1" to="pool_val_3" fromId="105" toId="108">
</dataflow>
<dataflow id="387" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="262" toId="109">
</dataflow>
<dataflow id="389" from="empty_18" to="specloopname_ln31" fromId="388" toId="109">
</dataflow>
<dataflow id="390" from="gmem_addr_1_read_1" to="icmp_ln40" fromId="106" toId="110">
</dataflow>
<dataflow id="391" from="pool_val_3" to="icmp_ln40" fromId="108" toId="110">
</dataflow>
<dataflow id="392" from="icmp_ln40" to="pool_val_4" fromId="110" toId="111">
</dataflow>
<dataflow id="393" from="gmem_addr_1_read_1" to="pool_val_4" fromId="106" toId="111">
</dataflow>
<dataflow id="394" from="pool_val_3" to="pool_val_4" fromId="108" toId="111">
</dataflow>
<dataflow id="395" from="add_ln46" to="zext_ln46" fromId="78" toId="112">
</dataflow>
<dataflow id="396" from="output_r" to="output_addr" fromId="139" toId="113">
</dataflow>
<dataflow id="397" from="StgValue_252" to="output_addr" fromId="252" toId="113">
</dataflow>
<dataflow id="398" from="zext_ln46" to="output_addr" fromId="112" toId="113">
</dataflow>
<dataflow id="399" from="pool_val_4" to="store_ln46" fromId="111" toId="114">
</dataflow>
<dataflow id="400" from="output_addr" to="store_ln46" fromId="113" toId="114">
</dataflow>
<dataflow id="401" from="icmp_ln30" to="StgValue_1" fromId="32" toId="1">
</dataflow>
<dataflow id="402" from="icmp_ln30" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="403" from="icmp_ln30_1" to="StgValue_2" fromId="48" toId="2">
</dataflow>
<dataflow id="404" from="icmp_ln31" to="StgValue_4" fromId="67" toId="4">
</dataflow>
</dataflows>


</stg>
