// Seed: 3529598494
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output tri id_4
);
  assign id_1 = id_3;
  assign id_1 = id_0;
  id_6(
      1'b0, id_3
  );
  assign id_1 = 1;
  always if (1) id_1 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  tri0 id_6 = id_0;
  assign id_6 = id_4 ^ 1;
  supply1 id_7;
  module_0(
      id_3, id_6, id_7, id_2, id_6
  );
  assign id_7 = id_3;
endmodule
