// Generated for: spectre
// Design Netlist Generated on: Apr 20 21:00:25 2024
// Design library name: lab2024
// Design cell name: tb_ycircuit
// Design view name: schematic
simulator lang=spectre
global 0 vdd!
