library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Contador3bits is 
port
(
		clock,hasLoad: in std_logic;
		load: 			in std_logic;
		Q: 				out std_logic
);
end Contador3bits;

architecture conta of Contador3bits is

begin

	process(clock,clear)
		variable count : std_logic_vector(3 downto 0);
		begin
			if(clear = '1')then 
				count := 0;
			else
				if(clock'event and clock = '1')then
					if(hasLoad = '1')then
						count := count + 1;
					end if;
				end if;
			end if;
		q<=count;
	end process;

end conta;
