 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Corner Scaling is off, multiplier is 1.000000
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xab5bd880): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xab5bd880): 2500
Total 1.4300 seconds to load 41688 cell instances into cellmap
Moveable cells: 37756; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2805, cell height 1.6720, cell area 3.8130 for total 37756 placed and application fixed cells
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: V-2023.12
Date   : Sat May 18 18:12:56 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

============================================================ Summary Table for Corner Cmax =============================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2853      4        0      0.00     35.07      0.00      0.00         0         0  14562.57
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      3        0      0.00     11.44      0.00      0.00         0         0   2553.31
SYS_2x_CLK                              M,D       214      4        0      0.00    141.56      0.00      0.00         0         0   2042.17
 SYS_CLK                                  G        10      3        0      0.00      8.90      0.00      0.00         0         0     32.69
### Mode: test, Scenario: test_worst
ate_clk                                 M,D      3447      4        0      0.00    176.12      0.00      0.00         0         0  19000.60
SDRAM_CLK                               M,D      2853      4        0      0.00     35.07      0.00      0.00         0         0  14562.57
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      3        0      0.00     11.44      0.00      0.00         0         0   2553.31
SYS_2x_CLK                              M,D       214      4        0      0.00    141.56      0.00      0.00         0         0   2042.17
 SYS_CLK                                  G        10      3        0      0.00      8.90      0.00      0.00         0         0     32.69
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       3479      4        0      0.00    213.48      0.00      0.00         0         0  19761.93


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

============================================================ Summary Table for Corner Cmin =============================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2853      4        0      0.00     35.07      0.00      0.00         0         0  14562.57
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      3        0      0.00     11.44      0.00      0.00         0         0   2553.31
SYS_2x_CLK                              M,D       214      4        0      0.00    141.56      0.00      0.00         0         0   2042.17
 SYS_CLK                                  G        10      3        0      0.00      8.90      0.00      0.00         0         0     32.69
### Mode: test, Scenario: test_best
ate_clk                                 M,D      3447      4        0      0.00    176.12      0.00      0.00         0         0  19000.60
SDRAM_CLK                               M,D      2853      4        0      0.00     35.07      0.00      0.00         0         0  14562.57
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      3        0      0.00     11.44      0.00      0.00         0         0   2553.31
SYS_2x_CLK                              M,D       214      4        0      0.00    141.56      0.00      0.00         0         0   2042.17
 SYS_CLK                                  G        10      3        0      0.00      8.90      0.00      0.00         0         0     32.69
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       3479      4        0      0.00    213.48      0.00      0.00         0         0  19761.93


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
