read -sv run_verilog_mid/adder_32b_8_86_fcd5a18a45af2b48ccbacac8468e2b14.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_fcd5a18a45af2b48ccbacac8468e2b14_yosys.v
