// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IDCT2_IDCT2B8 (
        ap_ready,
        in_0_val,
        in_1_val,
        in_2_val,
        in_3_val,
        in_4_val,
        in_5_val,
        in_6_val,
        in_7_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_rst
);


output   ap_ready;
input  [25:0] in_0_val;
input  [31:0] in_1_val;
input  [31:0] in_2_val;
input  [31:0] in_3_val;
input  [25:0] in_4_val;
input  [31:0] in_5_val;
input  [31:0] in_6_val;
input  [31:0] in_7_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
input   ap_rst;

wire    call_ret_IDCT2B4_fu_92_ap_ready;
wire   [31:0] call_ret_IDCT2B4_fu_92_ap_return_0;
wire   [31:0] call_ret_IDCT2B4_fu_92_ap_return_1;
wire   [31:0] call_ret_IDCT2B4_fu_92_ap_return_2;
wire   [31:0] call_ret_IDCT2B4_fu_92_ap_return_3;
wire  signed [7:0] mul_ln66_fu_104_p1;
wire  signed [6:0] mul_ln66_1_fu_110_p1;
wire  signed [7:0] mul_ln67_fu_116_p1;
wire  signed [6:0] mul_ln68_fu_122_p1;
wire  signed [7:0] mul_ln68_1_fu_128_p1;
wire   [31:0] shl_ln65_fu_150_p2;
wire   [31:0] shl_ln65_1_fu_156_p2;
wire   [31:0] sub_ln65_fu_162_p2;
wire   [31:0] shl_ln65_2_fu_168_p2;
wire   [31:0] sub_ln65_1_fu_174_p2;
wire  signed [31:0] shl_ln65_3_fu_186_p0;
wire  signed [31:0] shl_ln65_4_fu_192_p0;
wire   [31:0] shl_ln65_3_fu_186_p2;
wire   [31:0] shl_ln65_4_fu_192_p2;
wire  signed [31:0] shl_ln65_5_fu_204_p0;
wire   [31:0] add_ln65_4_fu_198_p2;
wire   [31:0] shl_ln65_5_fu_204_p2;
wire   [31:0] sub_ln65_2_fu_210_p2;
wire  signed [31:0] sub_ln65_3_fu_216_p1;
wire  signed [31:0] shl_ln65_6_fu_222_p0;
wire  signed [31:0] shl_ln65_7_fu_228_p0;
wire   [31:0] shl_ln65_6_fu_222_p2;
wire   [31:0] shl_ln65_7_fu_228_p2;
wire  signed [31:0] shl_ln65_8_fu_240_p0;
wire   [31:0] sub_ln65_4_fu_234_p2;
wire   [31:0] shl_ln65_8_fu_240_p2;
wire  signed [31:0] shl_ln65_9_fu_252_p0;
wire  signed [31:0] shl_ln65_10_fu_258_p0;
wire   [31:0] shl_ln65_9_fu_252_p2;
wire   [31:0] shl_ln65_10_fu_258_p2;
wire   [31:0] add_ln65_3_fu_180_p2;
wire   [31:0] add_ln65_5_fu_246_p2;
wire   [31:0] sub_ln65_3_fu_216_p2;
wire   [31:0] add_ln65_6_fu_264_p2;
wire   [31:0] add_ln65_1_fu_276_p2;
wire   [31:0] add_ln65_fu_270_p2;
wire   [31:0] shl_ln66_fu_288_p2;
wire   [31:0] shl_ln66_1_fu_294_p2;
wire   [31:0] add_ln66_3_fu_300_p2;
wire   [31:0] shl_ln66_2_fu_306_p2;
wire   [31:0] sub_ln66_fu_312_p2;
wire  signed [31:0] shl_ln66_3_fu_330_p0;
wire   [31:0] sub_ln66_2_fu_324_p2;
wire   [31:0] shl_ln66_3_fu_330_p2;
wire   [31:0] sub_ln66_1_fu_318_p2;
wire   [31:0] mul_ln66_fu_104_p2;
wire   [31:0] sub_ln66_3_fu_336_p2;
wire   [31:0] mul_ln66_1_fu_110_p2;
wire   [31:0] add_ln66_1_fu_348_p2;
wire   [31:0] add_ln66_fu_342_p2;
wire   [31:0] sub_ln67_fu_360_p2;
wire   [31:0] shl_ln67_fu_366_p2;
wire  signed [31:0] shl_ln67_1_fu_384_p0;
wire   [31:0] shl_ln67_1_fu_384_p2;
wire  signed [31:0] shl_ln67_2_fu_396_p0;
wire   [31:0] add_ln67_5_fu_390_p2;
wire   [31:0] shl_ln67_2_fu_396_p2;
wire   [31:0] sub_ln67_1_fu_402_p2;
wire  signed [31:0] sub_ln67_2_fu_408_p1;
wire   [31:0] add_ln67_3_fu_372_p2;
wire   [31:0] add_ln67_4_fu_378_p2;
wire   [31:0] mul_ln67_fu_116_p2;
wire   [31:0] sub_ln67_2_fu_408_p2;
wire   [31:0] add_ln67_1_fu_420_p2;
wire   [31:0] add_ln67_fu_414_p2;
wire  signed [31:0] shl_ln68_fu_444_p0;
wire   [31:0] add_ln68_4_fu_438_p2;
wire   [31:0] shl_ln68_fu_444_p2;
wire   [31:0] sub_ln68_fu_450_p2;
wire  signed [31:0] sub_ln68_1_fu_456_p1;
wire   [31:0] add_ln68_3_fu_432_p2;
wire   [31:0] sub_ln68_1_fu_456_p2;
wire   [31:0] mul_ln68_fu_122_p2;
wire   [31:0] mul_ln68_1_fu_128_p2;
wire   [31:0] add_ln68_1_fu_468_p2;
wire   [31:0] add_ln68_fu_462_p2;
wire   [31:0] add_ln65_2_fu_282_p2;
wire   [31:0] add_ln66_2_fu_354_p2;
wire   [31:0] add_ln67_2_fu_426_p2;
wire   [31:0] add_ln68_2_fu_474_p2;
wire   [31:0] add_ln70_fu_480_p2;
wire   [31:0] add_ln71_fu_486_p2;
wire   [31:0] add_ln72_fu_492_p2;
wire   [31:0] add_ln73_fu_498_p2;
wire   [31:0] sub_ln74_fu_504_p2;
wire   [31:0] sub_ln75_fu_510_p2;
wire   [31:0] sub_ln76_fu_516_p2;
wire   [31:0] sub_ln77_fu_522_p2;

IDCT2_IDCT2B4 call_ret_IDCT2B4_fu_92(
    .ap_ready(call_ret_IDCT2B4_fu_92_ap_ready),
    .in_0_val(in_0_val),
    .in_1_val(in_2_val),
    .in_2_val(in_4_val),
    .in_3_val(in_6_val),
    .ap_return_0(call_ret_IDCT2B4_fu_92_ap_return_0),
    .ap_return_1(call_ret_IDCT2B4_fu_92_ap_return_1),
    .ap_return_2(call_ret_IDCT2B4_fu_92_ap_return_2),
    .ap_return_3(call_ret_IDCT2B4_fu_92_ap_return_3),
    .ap_rst(ap_rst)
);

IDCT2_mul_32s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_1_1_U9(
    .din0(in_5_val),
    .din1(mul_ln66_fu_104_p1),
    .dout(mul_ln66_fu_104_p2)
);

IDCT2_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U10(
    .din0(in_7_val),
    .din1(mul_ln66_1_fu_110_p1),
    .dout(mul_ln66_1_fu_110_p2)
);

IDCT2_mul_32s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_1_1_U11(
    .din0(in_3_val),
    .din1(mul_ln67_fu_116_p1),
    .dout(mul_ln67_fu_116_p2)
);

IDCT2_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U12(
    .din0(in_3_val),
    .din1(mul_ln68_fu_122_p1),
    .dout(mul_ln68_fu_122_p2)
);

IDCT2_mul_32s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_1_1_U13(
    .din0(in_7_val),
    .din1(mul_ln68_1_fu_128_p1),
    .dout(mul_ln68_1_fu_128_p2)
);

assign add_ln65_1_fu_276_p2 = (sub_ln65_3_fu_216_p2 + add_ln65_6_fu_264_p2);

assign add_ln65_2_fu_282_p2 = (add_ln65_1_fu_276_p2 + add_ln65_fu_270_p2);

assign add_ln65_3_fu_180_p2 = (sub_ln65_1_fu_174_p2 + in_1_val);

assign add_ln65_4_fu_198_p2 = (shl_ln65_3_fu_186_p2 + shl_ln65_4_fu_192_p2);

assign add_ln65_5_fu_246_p2 = (sub_ln65_4_fu_234_p2 + shl_ln65_8_fu_240_p2);

assign add_ln65_6_fu_264_p2 = (shl_ln65_9_fu_252_p2 + shl_ln65_10_fu_258_p2);

assign add_ln65_fu_270_p2 = (add_ln65_3_fu_180_p2 + add_ln65_5_fu_246_p2);

assign add_ln66_1_fu_348_p2 = (sub_ln66_3_fu_336_p2 + mul_ln66_1_fu_110_p2);

assign add_ln66_2_fu_354_p2 = (add_ln66_1_fu_348_p2 + add_ln66_fu_342_p2);

assign add_ln66_3_fu_300_p2 = (shl_ln66_fu_288_p2 + shl_ln66_1_fu_294_p2);

assign add_ln66_fu_342_p2 = (sub_ln66_1_fu_318_p2 + mul_ln66_fu_104_p2);

assign add_ln67_1_fu_420_p2 = (mul_ln67_fu_116_p2 + sub_ln67_2_fu_408_p2);

assign add_ln67_2_fu_426_p2 = (add_ln67_1_fu_420_p2 + add_ln67_fu_414_p2);

assign add_ln67_3_fu_372_p2 = (sub_ln67_fu_360_p2 + shl_ln67_fu_366_p2);

assign add_ln67_4_fu_378_p2 = (shl_ln65_7_fu_228_p2 + shl_ln65_8_fu_240_p2);

assign add_ln67_5_fu_390_p2 = (shl_ln67_1_fu_384_p2 + shl_ln65_9_fu_252_p2);

assign add_ln67_fu_414_p2 = (add_ln67_3_fu_372_p2 + add_ln67_4_fu_378_p2);

assign add_ln68_1_fu_468_p2 = (mul_ln68_fu_122_p2 + mul_ln68_1_fu_128_p2);

assign add_ln68_2_fu_474_p2 = (add_ln68_1_fu_468_p2 + add_ln68_fu_462_p2);

assign add_ln68_3_fu_432_p2 = (shl_ln66_1_fu_294_p2 + shl_ln67_fu_366_p2);

assign add_ln68_4_fu_438_p2 = (shl_ln65_6_fu_222_p2 + shl_ln65_7_fu_228_p2);

assign add_ln68_fu_462_p2 = (add_ln68_3_fu_432_p2 + sub_ln68_1_fu_456_p2);

assign add_ln70_fu_480_p2 = (call_ret_IDCT2B4_fu_92_ap_return_0 + add_ln65_2_fu_282_p2);

assign add_ln71_fu_486_p2 = (call_ret_IDCT2B4_fu_92_ap_return_1 + add_ln66_2_fu_354_p2);

assign add_ln72_fu_492_p2 = (call_ret_IDCT2B4_fu_92_ap_return_2 + add_ln67_2_fu_426_p2);

assign add_ln73_fu_498_p2 = (call_ret_IDCT2B4_fu_92_ap_return_3 + add_ln68_2_fu_474_p2);

assign ap_ready = 1'b1;

assign shl_ln65_10_fu_258_p2 = shl_ln65_10_fu_258_p0 << 32'd1;

assign shl_ln65_1_fu_156_p2 = in_1_val << 32'd5;

assign shl_ln65_2_fu_168_p2 = in_1_val << 32'd3;

assign shl_ln65_3_fu_186_p2 = shl_ln65_3_fu_186_p0 << 32'd6;

assign shl_ln65_4_fu_192_p2 = shl_ln65_4_fu_192_p0 << 32'd4;

assign shl_ln65_5_fu_204_p2 = shl_ln65_5_fu_204_p0 << 32'd2;

assign shl_ln65_6_fu_222_p2 = shl_ln65_6_fu_222_p0 << 32'd6;

assign shl_ln65_7_fu_228_p2 = shl_ln65_7_fu_228_p0 << 32'd4;

assign shl_ln65_8_fu_240_p2 = shl_ln65_8_fu_240_p0 << 32'd1;

assign shl_ln65_9_fu_252_p2 = shl_ln65_9_fu_252_p0 << 32'd4;

assign shl_ln65_fu_150_p2 = in_1_val << 32'd7;

assign shl_ln66_1_fu_294_p2 = in_1_val << 32'd4;

assign shl_ln66_2_fu_306_p2 = in_1_val << 32'd2;

assign shl_ln66_3_fu_330_p2 = shl_ln66_3_fu_330_p0 << 32'd1;

assign shl_ln66_fu_288_p2 = in_1_val << 32'd6;

assign shl_ln67_1_fu_384_p2 = shl_ln67_1_fu_384_p0 << 32'd6;

assign shl_ln67_2_fu_396_p2 = shl_ln67_2_fu_396_p0 << 32'd2;

assign shl_ln67_fu_366_p2 = in_1_val << 32'd1;

assign shl_ln68_fu_444_p2 = shl_ln68_fu_444_p0 << 32'd2;

assign sub_ln65_1_fu_174_p2 = (sub_ln65_fu_162_p2 - shl_ln65_2_fu_168_p2);

assign sub_ln65_2_fu_210_p2 = (add_ln65_4_fu_198_p2 - shl_ln65_5_fu_204_p2);

assign sub_ln65_3_fu_216_p2 = ($signed(sub_ln65_2_fu_210_p2) - $signed(sub_ln65_3_fu_216_p1));

assign sub_ln65_4_fu_234_p2 = (shl_ln65_6_fu_222_p2 - shl_ln65_7_fu_228_p2);

assign sub_ln65_fu_162_p2 = (shl_ln65_fu_150_p2 - shl_ln65_1_fu_156_p2);

assign sub_ln66_1_fu_318_p2 = (sub_ln66_fu_312_p2 - in_1_val);

assign sub_ln66_2_fu_324_p2 = (32'd0 - shl_ln65_4_fu_192_p2);

assign sub_ln66_3_fu_336_p2 = (sub_ln66_2_fu_324_p2 - shl_ln66_3_fu_330_p2);

assign sub_ln66_fu_312_p2 = (add_ln66_3_fu_300_p2 - shl_ln66_2_fu_306_p2);

assign sub_ln67_1_fu_402_p2 = (add_ln67_5_fu_390_p2 - shl_ln67_2_fu_396_p2);

assign sub_ln67_2_fu_408_p2 = ($signed(sub_ln67_1_fu_402_p2) - $signed(sub_ln67_2_fu_408_p1));

assign sub_ln67_fu_360_p2 = (shl_ln66_fu_288_p2 - shl_ln66_1_fu_294_p2);

assign sub_ln68_1_fu_456_p2 = ($signed(sub_ln68_fu_450_p2) - $signed(sub_ln68_1_fu_456_p1));

assign sub_ln68_fu_450_p2 = (add_ln68_4_fu_438_p2 - shl_ln68_fu_444_p2);

assign sub_ln74_fu_504_p2 = (call_ret_IDCT2B4_fu_92_ap_return_3 - add_ln68_2_fu_474_p2);

assign sub_ln75_fu_510_p2 = (call_ret_IDCT2B4_fu_92_ap_return_2 - add_ln67_2_fu_426_p2);

assign sub_ln76_fu_516_p2 = (call_ret_IDCT2B4_fu_92_ap_return_1 - add_ln66_2_fu_354_p2);

assign sub_ln77_fu_522_p2 = (call_ret_IDCT2B4_fu_92_ap_return_0 - add_ln65_2_fu_282_p2);

assign ap_return_0 = add_ln70_fu_480_p2;

assign ap_return_1 = add_ln71_fu_486_p2;

assign ap_return_2 = add_ln72_fu_492_p2;

assign ap_return_3 = add_ln73_fu_498_p2;

assign ap_return_4 = sub_ln74_fu_504_p2;

assign ap_return_5 = sub_ln75_fu_510_p2;

assign ap_return_6 = sub_ln76_fu_516_p2;

assign ap_return_7 = sub_ln77_fu_522_p2;

assign mul_ln66_1_fu_110_p1 = 32'd4294967246;

assign mul_ln66_fu_104_p1 = 32'd4294967207;

assign mul_ln67_fu_116_p1 = 32'd4294967207;

assign mul_ln68_1_fu_128_p1 = 32'd4294967207;

assign mul_ln68_fu_122_p1 = 32'd4294967246;

assign shl_ln65_10_fu_258_p0 = in_7_val;

assign shl_ln65_3_fu_186_p0 = in_3_val;

assign shl_ln65_4_fu_192_p0 = in_3_val;

assign shl_ln65_5_fu_204_p0 = in_3_val;

assign shl_ln65_6_fu_222_p0 = in_5_val;

assign shl_ln65_7_fu_228_p0 = in_5_val;

assign shl_ln65_8_fu_240_p0 = in_5_val;

assign shl_ln65_9_fu_252_p0 = in_7_val;

assign shl_ln66_3_fu_330_p0 = in_3_val;

assign shl_ln67_1_fu_384_p0 = in_7_val;

assign shl_ln67_2_fu_396_p0 = in_7_val;

assign shl_ln68_fu_444_p0 = in_5_val;

assign sub_ln65_3_fu_216_p1 = in_3_val;

assign sub_ln67_2_fu_408_p1 = in_7_val;

assign sub_ln68_1_fu_456_p1 = in_5_val;

endmodule //IDCT2_IDCT2B8
