
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: A0[6] (input port clocked by CLK)
Endpoint: BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
          (rising clock gating-check end-point clocked by CLK')
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.75    3.75 ^ input external delay
                  0.11    0.08    3.83 ^ A0[6] (in)
     1    0.07                           A0[6] (net)
                  0.11    0.00    3.83 ^ A0BUF[6].__cell__/A (sky130_fd_sc_hd__clkbuf_2)
                  1.21    0.90    4.74 ^ A0BUF[6].__cell__/X (sky130_fd_sc_hd__clkbuf_2)
     9    0.23                           A0BUF[6].X (net)
                  1.21    0.01    4.74 ^ DEC0.AND3/A (sky130_fd_sc_hd__and3_2)
                  0.29    0.59    5.34 ^ DEC0.AND3/X (sky130_fd_sc_hd__and3_2)
     1    0.06                           BLOCK[3].RAM32.EN0 (net)
                  0.29    0.01    5.35 ^ BLOCK[3].RAM32.EN0BUF.__cell__/A (sky130_fd_sc_hd__clkbuf_2)
                  0.13    0.24    5.60 ^ BLOCK[3].RAM32.EN0BUF.__cell__/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.02                           BLOCK[3].RAM32.DEC0.EN (net)
                  0.13    0.00    5.60 ^ BLOCK[3].RAM32.DEC0.AND1/B (sky130_fd_sc_hd__and2_2)
                  0.56    0.56    6.16 ^ BLOCK[3].RAM32.DEC0.AND1/X (sky130_fd_sc_hd__and2_2)
     5    0.11                           BLOCK[3].RAM32.SLICE_16[1].RAM16.EN0 (net)
                  0.56    0.01    6.17 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.EN0BUF.__cell__/A (sky130_fd_sc_hd__clkbuf_2)
                  0.51    0.56    6.73 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.EN0BUF.__cell__/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.10                           BLOCK[3].RAM32.SLICE_16[1].RAM16.DEC0.EN (net)
                  0.51    0.01    6.74 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.DEC0.AND1/B (sky130_fd_sc_hd__and2_2)
                  0.06    0.25    6.99 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.DEC0.AND1/X (sky130_fd_sc_hd__and2_2)
     1    0.01                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN (net)
                  0.06    0.00    6.99 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.16    7.15 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.EN_buf (net)
                  0.11    0.00    7.15 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)
                  0.19    0.21    7.36 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)
     1    0.00                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0 (net)
                  0.19    0.00    7.36 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)
                  0.44    0.44    7.80 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.08                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)
                  0.44    0.02    7.81 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)
                  0.06    0.21    8.03 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)
     1    0.00                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)
                  0.06    0.00    8.03 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)
                                  8.03   data arrival time

                          7.50    7.50   clock CLK' (rise edge)
                          0.00    7.50   clock source latency
                  0.07    0.06    7.56 v CLK (in)
     1    0.11                           CLK (net)
                  0.09    0.00    7.56 v CLKBUF.__cell__/A (sky130_fd_sc_hd__clkbuf_4)
                  0.16    0.25    7.81 v CLKBUF.__cell__/X (sky130_fd_sc_hd__clkbuf_4)
     8    0.08                           BLOCK[0].RAM32.CLK (net)
                  0.16    0.01    7.82 v BLOCK[3].RAM32.SLICE_16[1].RAM16.CLKBUF.__cell__/A (sky130_fd_sc_hd__clkbuf_4)
                  0.19    0.31    8.13 v BLOCK[3].RAM32.SLICE_16[1].RAM16.CLKBUF.__cell__/X (sky130_fd_sc_hd__clkbuf_4)
     3    0.10                           BLOCK[3].RAM32.SLICE_16[1].RAM16.CLKBUF.X (net)
                  0.19    0.00    8.13 v BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.CLKBUF.__cell__/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.20    8.33 v BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.CLKBUF.__cell__/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.02                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.CLKBUF.X (net)
                  0.08    0.00    8.33 v BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.24    8.57 v BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)
     8    0.07                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CLK (net)
                  0.14    0.01    8.57 v BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    8.67 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)
                  0.07    0.00    8.67 ^ BLOCK[3].RAM32.SLICE_16[1].RAM16.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)
                         -0.25    8.42   clock uncertainty
                          0.00    8.42   clock reconvergence pessimism
                         -0.11    8.32   library setup time
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -8.03   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
