{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624489396917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 19:03:16 2021 " "Processing started: Wed Jun 23 19:03:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624489396918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489396918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map sockit_ghrd_top.qpf " "Command: quartus_map sockit_ghrd_top.qpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489396918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624489397206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624489397206 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sockit_ghrd.qsys " "Elaborating Platform Designer system entity \"sockit_ghrd.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489413395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Loading complete_source/sockit_ghrd.qsys " "2021.06.23.19:03:40 Progress: Loading complete_source/sockit_ghrd.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Reading input file " "2021.06.23.19:03:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Adding ILC \[interrupt_latency_counter 20.1\] " "2021.06.23.19:03:40 Progress: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Parameterizing module ILC " "2021.06.23.19:03:40 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Adding button_pio \[altera_avalon_pio 20.1\] " "2021.06.23.19:03:40 Progress: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Parameterizing module button_pio " "2021.06.23.19:03:40 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:40 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.06.23.19:03:40 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489420586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Parameterizing module clk_0 " "2021.06.23.19:03:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Adding dipsw_pio \[altera_avalon_pio 20.1\] " "2021.06.23.19:03:41 Progress: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Parameterizing module dipsw_pio " "2021.06.23.19:03:41 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\] " "2021.06.23.19:03:41 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Parameterizing module f2sdram_only_master " "2021.06.23.19:03:41 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\] " "2021.06.23.19:03:41 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Parameterizing module fpga_only_master " "2021.06.23.19:03:41 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:41 Progress: Adding hps_0 \[altera_hps 20.1\] " "2021.06.23.19:03:41 Progress: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489421090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module hps_0 " "2021.06.23.19:03:42 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding hps_only_master \[altera_jtag_avalon_master 20.1\] " "2021.06.23.19:03:42 Progress: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module hps_only_master " "2021.06.23.19:03:42 Progress: Parameterizing module hps_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2021.06.23.19:03:42 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module in_system_sources_probes_0 " "2021.06.23.19:03:42 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\] " "2021.06.23.19:03:42 Progress: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module intr_capturer_0 " "2021.06.23.19:03:42 Progress: Parameterizing module intr_capturer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\] " "2021.06.23.19:03:42 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module jtag_uart " "2021.06.23.19:03:42 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding led_pio \[altera_avalon_pio 20.1\] " "2021.06.23.19:03:42 Progress: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module led_pio " "2021.06.23.19:03:42 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\] " "2021.06.23.19:03:42 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module mm_bridge_0 " "2021.06.23.19:03:42 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2021.06.23.19:03:42 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module onchip_memory2_0 " "2021.06.23.19:03:42 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\] " "2021.06.23.19:03:42 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing module sysid_qsys " "2021.06.23.19:03:42 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Building connections " "2021.06.23.19:03:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Parameterizing connections " "2021.06.23.19:03:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:42 Progress: Validating " "2021.06.23.19:03:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489422824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.23.19:03:54 Progress: Done reading input file " "2021.06.23.19:03:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489434430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Sockit_ghrd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Sockit_ghrd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Sockit_ghrd.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Sockit_ghrd.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Sockit_ghrd.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Sockit_ghrd.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Sockit_ghrd.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489436972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd: Generating sockit_ghrd \"sockit_ghrd\" for QUARTUS_SYNTH " "Sockit_ghrd: Generating sockit_ghrd \"sockit_ghrd\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489451968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489455307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489462187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489463249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489463249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489463249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489463250 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489464076 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489464077 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489464078 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489464078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILC: \"sockit_ghrd\" instantiated interrupt_latency_counter \"ILC\" " "ILC: \"sockit_ghrd\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Starting RTL generation for module 'sockit_ghrd_button_pio' " "Button_pio: Starting RTL generation for module 'sockit_ghrd_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_button_pio --dir=/tmp/alt8801_2775773372572602354.dir/0003_button_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0003_button_pio_gen//sockit_ghrd_button_pio_component_configuration.pl  --do_build_sim=0  \] " "Button_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_button_pio --dir=/tmp/alt8801_2775773372572602354.dir/0003_button_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0003_button_pio_gen//sockit_ghrd_button_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Done RTL generation for module 'sockit_ghrd_button_pio' " "Button_pio: Done RTL generation for module 'sockit_ghrd_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: \"sockit_ghrd\" instantiated altera_avalon_pio \"button_pio\" " "Button_pio: \"sockit_ghrd\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'sockit_ghrd_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'sockit_ghrd_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_dipsw_pio --dir=/tmp/alt8801_2775773372572602354.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0004_dipsw_pio_gen//sockit_ghrd_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_dipsw_pio --dir=/tmp/alt8801_2775773372572602354.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0004_dipsw_pio_gen//sockit_ghrd_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'sockit_ghrd_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'sockit_ghrd_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"sockit_ghrd\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"sockit_ghrd\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489470833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2sdram_only_master: \"sockit_ghrd\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\" " "F2sdram_only_master: \"sockit_ghrd\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489471047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489471048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489471623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489472042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"sockit_ghrd\" instantiated altera_hps \"hps_0\" " "Hps_0: \"sockit_ghrd\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489472804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"sockit_ghrd\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"sockit_ghrd\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489472806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Intr_capturer_0: \"sockit_ghrd\" instantiated intr_capturer \"intr_capturer_0\" " "Intr_capturer_0: \"sockit_ghrd\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489472807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'sockit_ghrd_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'sockit_ghrd_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489472813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sockit_ghrd_jtag_uart --dir=/tmp/alt8801_2775773372572602354.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0007_jtag_uart_gen//sockit_ghrd_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sockit_ghrd_jtag_uart --dir=/tmp/alt8801_2775773372572602354.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0007_jtag_uart_gen//sockit_ghrd_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489472814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'sockit_ghrd_jtag_uart' " "Jtag_uart: Done RTL generation for module 'sockit_ghrd_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"sockit_ghrd\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"sockit_ghrd\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'sockit_ghrd_led_pio' " "Led_pio: Starting RTL generation for module 'sockit_ghrd_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_led_pio --dir=/tmp/alt8801_2775773372572602354.dir/0008_led_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0008_led_pio_gen//sockit_ghrd_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sockit_ghrd_led_pio --dir=/tmp/alt8801_2775773372572602354.dir/0008_led_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0008_led_pio_gen//sockit_ghrd_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'sockit_ghrd_led_pio' " "Led_pio: Done RTL generation for module 'sockit_ghrd_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"sockit_ghrd\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"sockit_ghrd\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"sockit_ghrd\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"sockit_ghrd\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'sockit_ghrd_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'sockit_ghrd_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sockit_ghrd_onchip_memory2_0 --dir=/tmp/alt8801_2775773372572602354.dir/0010_onchip_memory2_0_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0010_onchip_memory2_0_gen//sockit_ghrd_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sockit_ghrd_onchip_memory2_0 --dir=/tmp/alt8801_2775773372572602354.dir/0010_onchip_memory2_0_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8801_2775773372572602354.dir/0010_onchip_memory2_0_gen//sockit_ghrd_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'sockit_ghrd_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'sockit_ghrd_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"sockit_ghrd\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"sockit_ghrd\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"sockit_ghrd\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"sockit_ghrd\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489473972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489475898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489475987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489476089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489476174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489476285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489476377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489476457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489476534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489478233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489478784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"sockit_ghrd\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_002: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper_002\" " "Irq_mapper_002: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_003: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper_003\" " "Irq_mapper_003: \"sockit_ghrd\" instantiated altera_irq_mapper \"irq_mapper_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sockit_ghrd\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sockit_ghrd\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\" " "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\" " "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\" " "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Agent_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"agent_pipeline\" " "Agent_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"agent_pipeline\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\" " "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\" " "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\" " "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_007\" " "Cmd_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\" " "Rsp_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489479995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_cmd_width_adapter\" " "Onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\" " "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489480229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489505524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489505537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489505545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489505551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sockit_ghrd: Done \"sockit_ghrd\" with 79 modules, 147 files " "Sockit_ghrd: Done \"sockit_ghrd\" with 79 modules, 147 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489505552 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sockit_ghrd.qsys " "Finished elaborating Platform Designer system entity \"sockit_ghrd.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489507585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sockit_ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sockit_ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_top " "Found entity 1: sockit_ghrd_top" {  } { { "sockit_ghrd_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/sockit_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/sockit_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd " "Found entity 1: sockit_ghrd" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/sockit_ghrd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/sockit_ghrd/submodules/altera_default_burst_converter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/sockit_ghrd/submodules/altera_incr_burst_converter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512161 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512161 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512175 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512184 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512184 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512184 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512184 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_master_agent.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_master_translator.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512196 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sockit_ghrd/submodules/altera_reset_controller.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sockit_ghrd/submodules/altera_reset_synchronizer.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/sockit_ghrd/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/sockit_ghrd/submodules/altsource_probe_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "db/ip/sockit_ghrd/submodules/intr_capturer.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "db/ip/sockit_ghrd/submodules/irq_detector.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_button_pio " "Found entity 1: sockit_ghrd_button_pio" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_button_pio.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_dipsw_pio " "Found entity 1: sockit_ghrd_dipsw_pio" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_dipsw_pio.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_f2sdram_only_master " "Found entity 1: sockit_ghrd_f2sdram_only_master" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_f2sdram_only_master_b2p_adapter " "Found entity 1: sockit_ghrd_f2sdram_only_master_b2p_adapter" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_f2sdram_only_master_p2b_adapter " "Found entity 1: sockit_ghrd_f2sdram_only_master_p2b_adapter" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_p2b_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_f2sdram_only_master_timing_adt " "Found entity 1: sockit_ghrd_f2sdram_only_master_timing_adt" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_hps_0 " "Found entity 1: sockit_ghrd_hps_0" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_hps_0_fpga_interfaces " "Found entity 1: sockit_ghrd_hps_0_fpga_interfaces" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_fpga_interfaces.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_hps_0_hps_io " "Found entity 1: sockit_ghrd_hps_0_hps_io" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_hps_0_hps_io_border " "Found entity 1: sockit_ghrd_hps_0_hps_io_border" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_irq_mapper " "Found entity 1: sockit_ghrd_irq_mapper" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_irq_mapper_001 " "Found entity 1: sockit_ghrd_irq_mapper_001" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_irq_mapper_002 " "Found entity 1: sockit_ghrd_irq_mapper_002" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_irq_mapper_003 " "Found entity 1: sockit_ghrd_irq_mapper_003" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_003.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_irq_mapper_003.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_jtag_uart_sim_scfifo_w " "Found entity 1: sockit_ghrd_jtag_uart_sim_scfifo_w" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512299 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_jtag_uart_scfifo_w " "Found entity 2: sockit_ghrd_jtag_uart_scfifo_w" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512299 ""} { "Info" "ISGN_ENTITY_NAME" "3 sockit_ghrd_jtag_uart_sim_scfifo_r " "Found entity 3: sockit_ghrd_jtag_uart_sim_scfifo_r" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512299 ""} { "Info" "ISGN_ENTITY_NAME" "4 sockit_ghrd_jtag_uart_scfifo_r " "Found entity 4: sockit_ghrd_jtag_uart_scfifo_r" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512299 ""} { "Info" "ISGN_ENTITY_NAME" "5 sockit_ghrd_jtag_uart " "Found entity 5: sockit_ghrd_jtag_uart" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_led_pio " "Found entity 1: sockit_ghrd_led_pio" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_led_pio.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0 " "Found entity 1: sockit_ghrd_mm_interconnect_0" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sockit_ghrd_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_cmd_demux " "Found entity 1: sockit_ghrd_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_cmd_mux " "Found entity 1: sockit_ghrd_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_router_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512309 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_0_router " "Found entity 2: sockit_ghrd_mm_interconnect_0_router" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_router_002_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512310 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_0_router_002 " "Found entity 2: sockit_ghrd_mm_interconnect_0_router_002" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_rsp_demux " "Found entity 1: sockit_ghrd_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_0_rsp_mux " "Found entity 1: sockit_ghrd_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1 " "Found entity 1: sockit_ghrd_mm_interconnect_1" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006 " "Found entity 1: sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_cmd_demux " "Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_cmd_demux_001 " "Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_demux_001" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_cmd_mux " "Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_cmd_mux_007 " "Found entity 1: sockit_ghrd_mm_interconnect_1_cmd_mux_007" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux_007.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_router_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_1_router_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512330 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_1_router " "Found entity 2: sockit_ghrd_mm_interconnect_1_router" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_router_001_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512332 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_1_router_001 " "Found entity 2: sockit_ghrd_mm_interconnect_1_router_001" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_router_002_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512333 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_1_router_002 " "Found entity 2: sockit_ghrd_mm_interconnect_1_router_002" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_1_router_008.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_1_router_008.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_router_008_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_1_router_008_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512335 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_1_router_008 " "Found entity 2: sockit_ghrd_mm_interconnect_1_router_008" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_1_router_009.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_1_router_009.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_1_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_router_009_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_1_router_009_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512337 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_1_router_009 " "Found entity 2: sockit_ghrd_mm_interconnect_1_router_009" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_rsp_demux " "Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_rsp_demux_007 " "Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_demux_007" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux_007.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_rsp_mux " "Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_1_rsp_mux_001 " "Found entity 1: sockit_ghrd_mm_interconnect_1_rsp_mux_001" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2 " "Found entity 1: sockit_ghrd_mm_interconnect_2" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2_cmd_demux " "Found entity 1: sockit_ghrd_mm_interconnect_2_cmd_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2_cmd_mux " "Found entity 1: sockit_ghrd_mm_interconnect_2_cmd_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2_router_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_2_router_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512349 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_2_router " "Found entity 2: sockit_ghrd_mm_interconnect_2_router" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2_router_001_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512351 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_2_router_001 " "Found entity 2: sockit_ghrd_mm_interconnect_2_router_001" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2_rsp_demux " "Found entity 1: sockit_ghrd_mm_interconnect_2_rsp_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_2_rsp_mux " "Found entity 1: sockit_ghrd_mm_interconnect_2_rsp_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3 " "Found entity 1: sockit_ghrd_mm_interconnect_3" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_avalon_st_adapter " "Found entity 1: sockit_ghrd_mm_interconnect_3_avalon_st_adapter" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_cmd_demux " "Found entity 1: sockit_ghrd_mm_interconnect_3_cmd_demux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_demux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_cmd_mux " "Found entity 1: sockit_ghrd_mm_interconnect_3_cmd_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_router_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_3_router_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512361 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_3_router " "Found entity 2: sockit_ghrd_mm_interconnect_3_router" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sockit_ghrd_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sockit_ghrd_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at sockit_ghrd_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624489512362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_router_001_default_decode " "Found entity 1: sockit_ghrd_mm_interconnect_3_router_001_default_decode" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512362 ""} { "Info" "ISGN_ENTITY_NAME" "2 sockit_ghrd_mm_interconnect_3_router_001 " "Found entity 2: sockit_ghrd_mm_interconnect_3_router_001" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_mm_interconnect_3_rsp_mux " "Found entity 1: sockit_ghrd_mm_interconnect_3_rsp_mux" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_rsp_mux.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_onchip_memory2_0 " "Found entity 1: sockit_ghrd_onchip_memory2_0" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/sockit_ghrd_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/sockit_ghrd_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_ghrd_sysid_qsys " "Found entity 1: sockit_ghrd_sysid_qsys" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_sysid_qsys.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sockit_ghrd/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sockit_ghrd/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "db/ip/sockit_ghrd/submodules/state_machine_counter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489512367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489512367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sockit_ghrd_top " "Elaborating entity \"sockit_ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624489512555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 28 sockit_ghrd_top.v(258) " "Verilog HDL assignment warning at sockit_ghrd_top.v(258): truncated value with size 30 to match size of target (28)" {  } { { "sockit_ghrd_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489512557 "|sockit_ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_i2c_sclk sockit_ghrd_top.v(233) " "Output port \"clk_i2c_sclk\" at sockit_ghrd_top.v(233) has no driver" {  } { { "sockit_ghrd_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489512558 "|sockit_ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fan_ctrl sockit_ghrd_top.v(243) " "Output port \"fan_ctrl\" at sockit_ghrd_top.v(243) has no driver" {  } { { "sockit_ghrd_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489512558 "|sockit_ghrd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd sockit_ghrd:u0 " "Elaborating entity \"sockit_ghrd\" for hierarchy \"sockit_ghrd:u0\"" {  } { { "sockit_ghrd_top.v" "u0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter sockit_ghrd:u0\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"sockit_ghrd:u0\|interrupt_latency_counter:ilc\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "ilc" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489512655 "|sockit_ghrd_top|sockit_ghrd:u0|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489512655 "|sockit_ghrd_top|sockit_ghrd:u0|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector sockit_ghrd:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"sockit_ghrd:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter sockit_ghrd:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"sockit_ghrd:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_button_pio sockit_ghrd:u0\|sockit_ghrd_button_pio:button_pio " "Elaborating entity \"sockit_ghrd_button_pio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_button_pio:button_pio\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "button_pio" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_dipsw_pio sockit_ghrd:u0\|sockit_ghrd_dipsw_pio:dipsw_pio " "Elaborating entity \"sockit_ghrd_dipsw_pio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_dipsw_pio:dipsw_pio\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "dipsw_pio" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_f2sdram_only_master sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master " "Elaborating entity \"sockit_ghrd_f2sdram_only_master\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "f2sdram_only_master" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489512765 ""}  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489512765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489512772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489513599 ""}  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489513599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489513668 ""}  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489513668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_f2sdram_only_master_timing_adt sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt " "Elaborating entity \"sockit_ghrd_f2sdram_only_master_timing_adt\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "timing_adt" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready sockit_ghrd_f2sdram_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at sockit_ghrd_f2sdram_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489513724 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "b2p" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "p2b" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "transacto" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_f2sdram_only_master_b2p_adapter sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"sockit_ghrd_f2sdram_only_master_b2p_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "b2p_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel sockit_ghrd_f2sdram_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at sockit_ghrd_f2sdram_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489513819 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sockit_ghrd_f2sdram_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at sockit_ghrd_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489513819 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_f2sdram_only_master:f2sdram_only_master|sockit_ghrd_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_f2sdram_only_master_p2b_adapter sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|sockit_ghrd_f2sdram_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"sockit_ghrd_f2sdram_only_master_p2b_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|sockit_ghrd_f2sdram_only_master_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "p2b_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" "rst_controller" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_f2sdram_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_hps_0 sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0 " "Elaborating entity \"sockit_ghrd_hps_0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "hps_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_hps_0_fpga_interfaces sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"sockit_ghrd_hps_0_fpga_interfaces\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" "fpga_interfaces" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_hps_0_hps_io sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io " "Elaborating entity \"sockit_ghrd_hps_0_hps_io\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" "hps_io" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_hps_0_hps_io_border sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border " "Elaborating entity \"sockit_ghrd_hps_0_hps_io_border\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v" "border" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489513994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_hps_0_hps_io_border.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "pll" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489514052 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489514053 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "p0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514057 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489514059 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514098 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1624489514101 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514102 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624489514107 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489514108 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489514178 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489514178 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514184 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489514195 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489514195 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489514195 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624489514195 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489514388 ""}  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489514388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489514426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489514426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "seq" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514651 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "seq" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1624489514653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "c0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489514657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514690 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514690 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514690 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514691 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514691 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489514691 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_hps_0:hps_0|sockit_ghrd_hps_0_hps_io:hps_io|sockit_ghrd_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "oct" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_hps_0:hps_0\|sockit_ghrd_hps_0_hps_io:hps_io\|sockit_ghrd_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/sockit_ghrd/submodules/hps_sdram.v" "dll" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "in_system_sources_probes_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/sockit_ghrd/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/sockit_ghrd/submodules/altsource_probe_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515141 ""}  } { { "db/ip/sockit_ghrd/submodules/altsource_probe_top.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489515141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sockit_ghrd:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer sockit_ghrd:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"sockit_ghrd:u0\|intr_capturer:intr_capturer_0\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "intr_capturer_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_jtag_uart sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart " "Elaborating entity \"sockit_ghrd_jtag_uart\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "jtag_uart" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_jtag_uart_scfifo_w sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w " "Elaborating entity \"sockit_ghrd_jtag_uart_scfifo_w\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "the_sockit_ghrd_jtag_uart_scfifo_w" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "wfifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489515631 ""}  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489515631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489515671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489515671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489515679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489515679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489515686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489515686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489515729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489515729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489515776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489515776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489515821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489515821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_w:the_sockit_ghrd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_jtag_uart_scfifo_r sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_r:the_sockit_ghrd_jtag_uart_scfifo_r " "Elaborating entity \"sockit_ghrd_jtag_uart_scfifo_r\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|sockit_ghrd_jtag_uart_scfifo_r:the_sockit_ghrd_jtag_uart_scfifo_r\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "the_sockit_ghrd_jtag_uart_scfifo_r" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489515834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "sockit_ghrd_jtag_uart_alt_jtag_atlantic" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516183 ""}  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489516183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_jtag_uart:jtag_uart\|alt_jtag_atlantic:sockit_ghrd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_led_pio sockit_ghrd:u0\|sockit_ghrd_led_pio:led_pio " "Elaborating entity \"sockit_ghrd_led_pio\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_led_pio:led_pio\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "led_pio" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge sockit_ghrd:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"sockit_ghrd:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "mm_bridge_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_onchip_memory2_0 sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"sockit_ghrd_onchip_memory2_0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "onchip_memory2_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" "the_altsyncram" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sockit_ghrd_onchip_memory2_0.hex " "Parameter \"init_file\" = \"sockit_ghrd_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624489516355 ""}  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624489516355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dpn1 " "Found entity 1: altsyncram_dpn1" {  } { { "db/altsyncram_dpn1.tdf" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/altsyncram_dpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624489516407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489516407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dpn1 sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dpn1:auto_generated " "Elaborating entity \"altsyncram_dpn1\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489516409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_sysid_qsys sockit_ghrd:u0\|sockit_ghrd_sysid_qsys:sysid_qsys " "Elaborating entity \"sockit_ghrd_sysid_qsys\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "sysid_qsys" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sockit_ghrd_mm_interconnect_0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "mm_interconnect_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_router sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router:router " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_router\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router:router\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "router" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_router_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router:router\|sockit_ghrd_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_router_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router:router\|sockit_ghrd_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_router_002 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_router_002\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "router_002" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_router_002_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router_002:router_002\|sockit_ghrd_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_router_002:router_002\|sockit_ghrd_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_cmd_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_cmd_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "cmd_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_cmd_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_cmd_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "cmd_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_rsp_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_rsp_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "rsp_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_rsp_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_rsp_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "rsp_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "agent_pipeline" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "agent_pipeline_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_avalon_st_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_0:mm_interconnect_0\|sockit_ghrd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sockit_ghrd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "mm_interconnect_1" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "fpga_only_master_master_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489517988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ilc_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ilc_avalon_slave_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "ilc_avalon_slave_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dipsw_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dipsw_pio_s1_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "dipsw_pio_s1_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "mm_bridge_0_m0_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "fpga_only_master_master_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "onchip_memory2_0_s1_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router:router " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router:router\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "router" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router:router\|sockit_ghrd_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router:router\|sockit_ghrd_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_001 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_001\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "router_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_001_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_001:router_001\|sockit_ghrd_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_001_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_001:router_001\|sockit_ghrd_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_002 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_002\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "router_002" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_002_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_002:router_002\|sockit_ghrd_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_002_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_002:router_002\|sockit_ghrd_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_008 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_008:router_008 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_008\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_008:router_008\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "router_008" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_008_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_008:router_008\|sockit_ghrd_mm_interconnect_1_router_008_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_008_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_008:router_008\|sockit_ghrd_mm_interconnect_1_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_009 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_009:router_009 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_009\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_009:router_009\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "router_009" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_router_009_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_009:router_009\|sockit_ghrd_mm_interconnect_1_router_009_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_router_009_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_router_009:router_009\|sockit_ghrd_mm_interconnect_1_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "mm_bridge_0_m0_limiter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489518352 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_cmd_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_cmd_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "cmd_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_cmd_demux_001 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_cmd_demux_001\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "cmd_demux_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_cmd_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_cmd_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "cmd_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_cmd_mux_007 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_cmd_mux_007\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_cmd_mux_007:cmd_mux_007\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "cmd_mux_007" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_rsp_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_rsp_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "rsp_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_rsp_demux_007 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_rsp_demux_007\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_demux_007:rsp_demux_007\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "rsp_demux_007" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_rsp_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_rsp_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "rsp_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_rsp_mux_001 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_rsp_mux_001\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "rsp_mux_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv" "arb" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "onchip_memory2_0_s1_cmd_width_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489518551 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "onchip_memory2_0_s1_rsp_width_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "limiter_pipeline" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "agent_pipeline_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 3767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_012 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_012\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "agent_pipeline_012" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 4108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_012\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_012\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_013 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_013\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "agent_pipeline_013" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_013\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_013\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" "avalon_st_adapter_006" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1.v" 4404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006\|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_1:mm_interconnect_1\|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006:avalon_st_adapter_006\|sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v" "error_adapter_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_1_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"sockit_ghrd_mm_interconnect_2\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "mm_interconnect_2" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "hps_only_master_master_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "hps_0_f2h_axi_slave_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489518961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_router sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router:router " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_router\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router:router\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "router" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address sockit_ghrd_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at sockit_ghrd_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489519180 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|sockit_ghrd_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_router_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router:router\|sockit_ghrd_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_router_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router:router\|sockit_ghrd_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_router_001 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_router_001\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router_001:router_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "router_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_router_001_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router_001:router_001\|sockit_ghrd_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_router_001_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_router_001:router_001\|sockit_ghrd_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "hps_only_master_master_limiter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624489519211 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_cmd_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_cmd_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "cmd_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_cmd_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_cmd_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "cmd_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_rsp_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_rsp_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "rsp_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_2_rsp_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_2_rsp_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "rsp_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|sockit_ghrd_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489519274 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489519276 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489519276 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519331 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624489519347 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624489519348 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "limiter_pipeline" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "agent_pipeline" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" "agent_pipeline_002" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_2.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"sockit_ghrd_mm_interconnect_3\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "mm_interconnect_3" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "f2sdram_only_master_master_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489519790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_router sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router:router " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_router\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router:router\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "router" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_router_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router:router\|sockit_ghrd_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_router_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router:router\|sockit_ghrd_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_router_001 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_router_001\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router_001:router_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "router_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_router_001_default_decode sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router_001:router_001\|sockit_ghrd_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_router_001_default_decode\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_router_001:router_001\|sockit_ghrd_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_cmd_demux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_cmd_demux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "cmd_demux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_cmd_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_cmd_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "cmd_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_rsp_mux sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_rsp_mux\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "rsp_mux" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624489520435 "|sockit_ghrd_top|sockit_ghrd:u0|sockit_ghrd_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "agent_pipeline" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "agent_pipeline_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_avalon_st_adapter sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_avalon_st_adapter\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" "avalon_st_adapter" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0 sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_mm_interconnect_3:mm_interconnect_3\|sockit_ghrd_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|sockit_ghrd_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v" "error_adapter_0" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/submodules/sockit_ghrd_mm_interconnect_3_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_irq_mapper sockit_ghrd:u0\|sockit_ghrd_irq_mapper:irq_mapper " "Elaborating entity \"sockit_ghrd_irq_mapper\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_irq_mapper:irq_mapper\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "irq_mapper" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_irq_mapper_001 sockit_ghrd:u0\|sockit_ghrd_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"sockit_ghrd_irq_mapper_001\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "irq_mapper_001" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_irq_mapper_002 sockit_ghrd:u0\|sockit_ghrd_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"sockit_ghrd_irq_mapper_002\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_irq_mapper_002:irq_mapper_002\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "irq_mapper_002" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sockit_ghrd_irq_mapper_003 sockit_ghrd:u0\|sockit_ghrd_irq_mapper_003:irq_mapper_003 " "Elaborating entity \"sockit_ghrd_irq_mapper_003\" for hierarchy \"sockit_ghrd:u0\|sockit_ghrd_irq_mapper_003:irq_mapper_003\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "irq_mapper_003" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sockit_ghrd:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sockit_ghrd:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sockit_ghrd/sockit_ghrd.v" "rst_controller" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/db/ip/sockit_ghrd/sockit_ghrd.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624489520799 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pulse_cold_reset altera_edge_detector " "Node instance \"pulse_cold_reset\" instantiates undefined entity \"altera_edge_detector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sockit_ghrd_top.v" "pulse_cold_reset" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 361 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624489520822 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pulse_warm_reset altera_edge_detector " "Node instance \"pulse_warm_reset\" instantiates undefined entity \"altera_edge_detector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sockit_ghrd_top.v" "pulse_warm_reset" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 371 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624489520822 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pulse_debug_reset altera_edge_detector " "Node instance \"pulse_debug_reset\" instantiates undefined entity \"altera_edge_detector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sockit_ghrd_top.v" "pulse_debug_reset" { Text "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/sockit_ghrd_top.v" 381 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624489520822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/output_files/sockit_ghrd_top.map.smsg " "Generated suppressed messages file /home/soceds/socfpga-workshop/socfpga_hw_workshop/sockit_ghrd/complete_source/output_files/sockit_ghrd_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489521666 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624489522789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 23 19:05:22 2021 " "Processing ended: Wed Jun 23 19:05:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624489522789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624489522789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624489522789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624489522789 ""}
