$date
	Sat Sep 05 09:03:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y $end
$var wire 2 " estado [1:0] $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module mq $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! Y $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 2 ' estado [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
1&
0%
x$
x#
b0 "
0!
$end
#2
1%
#4
0%
0&
0$
0#
#6
1%
#8
0%
1$
#10
1%
#12
0%
0$
1#
#14
b1 "
b1 '
1%
#16
0%
#18
b0 "
b0 '
1%
#20
0%
#22
b1 "
b1 '
1%
#24
0%
1$
#26
1!
b10 "
b10 '
1%
#28
0%
#30
1%
#32
0%
#34
1%
#36
0!
0%
0$
#38
b0 "
b0 '
1%
#40
0%
#42
b1 "
b1 '
1%
#44
0%
#46
b0 "
b0 '
1%
#48
0%
0#
#50
1%
#52
0%
1$
#54
1%
#56
0%
0$
1#
#58
b1 "
b1 '
1%
#60
0%
#62
b0 "
b0 '
1%
#64
0%
#66
b1 "
b1 '
1%
#68
0%
1$
#70
1!
b10 "
b10 '
1%
#72
0%
#74
1%
#76
0%
#78
1%
#80
0!
0%
0#
#82
b0 "
b0 '
1%
#84
0%
#86
1%
#88
0%
