{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726156231337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726156231337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 10:50:31 2024 " "Processing started: Thu Sep 12 10:50:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726156231337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156231337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156231338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726156232135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726156232136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file antirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirebote " "Found entity 1: antirebote" {  } { { "antirebote.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/antirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ili9225_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ili9225_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ili9225_controller " "Found entity 1: ili9225_controller" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tamaguchiupdate.v 1 1 " "Found 1 design units, including 1 entities, in source file tamaguchiupdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 TamaguchiUpdate " "Found entity 1: TamaguchiUpdate" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "enfermo ENFERMO control_principal.v(28) " "Verilog HDL Declaration information at control_principal.v(28): object \"enfermo\" differs only in case from object \"ENFERMO\" in the same scope" {  } { { "control_principal.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/control_principal.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726156247207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dormido DORMIDO control_principal.v(13) " "Verilog HDL Declaration information at control_principal.v(13): object \"dormido\" differs only in case from object \"DORMIDO\" in the same scope" {  } { { "control_principal.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/control_principal.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726156247207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file control_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_principal " "Found entity 1: control_principal" {  } { { "control_principal.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/control_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tamaguchiupdate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tamaguchiupdate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TamaguchiUpdate_tb " "Found entity 1: TamaguchiUpdate_tb" {  } { { "TamaguchiUpdate_tb.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controltiempo.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/controltiempo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controltiempo " "Found entity 1: controltiempo" {  } { { "output_files/controltiempo.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/output_files/controltiempo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/Memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726156247219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156247219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle ili9225_controller.v(53) " "Verilog HDL Implicit Net warning at ili9225_controller.v(53): created implicit net for \"idle\"" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_mosi_neg TamaguchiUpdate.v(56) " "Verilog HDL Implicit Net warning at TamaguchiUpdate.v(56): created implicit net for \"spi_mosi_neg\"" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_sck_neg TamaguchiUpdate.v(57) " "Verilog HDL Implicit Net warning at TamaguchiUpdate.v(57): created implicit net for \"spi_sck_neg\"" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247219 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_cs_neg TamaguchiUpdate.v(58) " "Verilog HDL Implicit Net warning at TamaguchiUpdate.v(58): created implicit net for \"spi_cs_neg\"" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_dc_neg TamaguchiUpdate.v(59) " "Verilog HDL Implicit Net warning at TamaguchiUpdate.v(59): created implicit net for \"spi_dc_neg\"" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TamaguchiUpdate " "Elaborating entity \"TamaguchiUpdate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726156247267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador TamaguchiUpdate.v(11) " "Verilog HDL or VHDL warning at TamaguchiUpdate.v(11): object \"contador\" assigned a value but never read" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726156247268 "|TamaguchiUpdate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TamaguchiUpdate.v(38) " "Verilog HDL assignment warning at TamaguchiUpdate.v(38): truncated value with size 32 to match size of target (16)" {  } { { "TamaguchiUpdate.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726156247269 "|TamaguchiUpdate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili9225_controller ili9225_controller:ili9225 " "Elaborating entity \"ili9225_controller\" for hierarchy \"ili9225_controller:ili9225\"" {  } { { "TamaguchiUpdate.v" "ili9225" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/TamaguchiUpdate.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 ili9225_controller.v(239) " "Verilog HDL assignment warning at ili9225_controller.v(239): truncated value with size 32 to match size of target (22)" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726156247289 "|TamaguchiUpdate|ili9225_controller:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ili9225_controller.v(294) " "Verilog HDL assignment warning at ili9225_controller.v(294): truncated value with size 32 to match size of target (7)" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726156247289 "|TamaguchiUpdate|ili9225_controller:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 ili9225_controller.v(23) " "Net \"INIT_SEQ.data_a\" at ili9225_controller.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726156247289 "|TamaguchiUpdate|ili9225_controller:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 ili9225_controller.v(23) " "Net \"INIT_SEQ.waddr_a\" at ili9225_controller.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726156247289 "|TamaguchiUpdate|ili9225_controller:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 ili9225_controller.v(23) " "Net \"INIT_SEQ.we_a\" at ili9225_controller.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726156247289 "|TamaguchiUpdate|ili9225_controller:ili9225"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ili9225_controller:ili9225\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"ili9225_controller:ili9225\|spi_master:spi\"" {  } { { "ili9225_controller.v" "spi" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156247290 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 84 C:/Users/diego/Desktop/TamaguchiUpdate/db/TamaguchiUpdate.ram0_ili9225_controller_e92ab6a5.hdl.mif " "Memory depth (128) in the design file differs from memory depth (84) in the Memory Initialization File \"C:/Users/diego/Desktop/TamaguchiUpdate/db/TamaguchiUpdate.ram0_ili9225_controller_e92ab6a5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726156247697 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/diego/Desktop/TamaguchiUpdate/db/TamaguchiUpdate.ram0_ili9225_controller_e92ab6a5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/diego/Desktop/TamaguchiUpdate/db/TamaguchiUpdate.ram0_ili9225_controller_e92ab6a5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726156247697 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/spi_master.v" 15 -1 0 } } { "spi_master.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/spi_master.v" 8 -1 0 } } { "spi_master.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/spi_master.v" 11 -1 0 } } { "ili9225_controller.v" "" { Text "C:/Users/diego/Desktop/TamaguchiUpdate/ili9225_controller.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726156250676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726156250678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726156250969 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726156252460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Desktop/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg " "Generated suppressed messages file C:/Users/diego/Desktop/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156252515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726156252681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726156252681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726156253091 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726156253091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726156253091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726156253091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726156253357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 10:50:53 2024 " "Processing ended: Thu Sep 12 10:50:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726156253357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726156253357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726156253357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726156253357 ""}
