

================================================================
== Vitis HLS Report for 'forward_1_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Mon Dec 26 02:54:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     15|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     78|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_11_fu_80_p2                     |         +|   0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln35_fu_74_p2                |      icmp|   0|  0|   4|           7|           8|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  15|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |   9|          2|    7|         14|
    |i_fu_40                  |   9|          2|    7|         14|
    |in_x1_blk_n              |   9|          2|    1|          2|
    |in_x2_blk_n              |   9|          2|    1|          2|
    |mid1_i_i_i_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_40                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  forward.1_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  forward.1_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  forward.1_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  forward.1_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  forward.1_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  forward.1_Pipeline_VITIS_LOOP_35_1|  return value|
|mid1_i_i_i_dout     |   in|   32|     ap_fifo|                          mid1_i_i_i|       pointer|
|mid1_i_i_i_empty_n  |   in|    1|     ap_fifo|                          mid1_i_i_i|       pointer|
|mid1_i_i_i_read     |  out|    1|     ap_fifo|                          mid1_i_i_i|       pointer|
|in_x1_din           |  out|   32|     ap_fifo|                               in_x1|       pointer|
|in_x1_full_n        |   in|    1|     ap_fifo|                               in_x1|       pointer|
|in_x1_write         |  out|    1|     ap_fifo|                               in_x1|       pointer|
|in_x2_din           |  out|   32|     ap_fifo|                               in_x2|       pointer|
|in_x2_full_n        |   in|    1|     ap_fifo|                               in_x2|       pointer|
|in_x2_write         |  out|    1|     ap_fifo|                               in_x2|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

