#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cc6714c7e70 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x5cc6714f9c20_0 .var "test_Op", 2 0;
v0x5cc6714f9d00_0 .net "test_Opcode", 5 0, L_0x5cc67150bb10;  1 drivers
v0x5cc6714f9dc0_0 .var "test_clk", 0 0;
v0x5cc6714f9e60_0 .var "test_reset", 0 0;
v0x5cc6714f9f00_0 .var "test_s_inc", 0 0;
v0x5cc6714fa040_0 .var "test_s_inm", 0 0;
v0x5cc6714fa130_0 .var "test_we3", 0 0;
v0x5cc6714fa220_0 .var "test_wez", 0 0;
v0x5cc6714fa310_0 .net "test_z", 0 0, v0x5cc6714f4e50_0;  1 drivers
S_0x5cc6714c8000 .scope module, "camino" "microc" 2 10, 3 1 0, S_0x5cc6714c7e70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x5cc6714f8cb0_0 .net "Op", 2 0, v0x5cc6714f9c20_0;  1 drivers
v0x5cc6714f8da0_0 .net "Opcode", 5 0, L_0x5cc67150bb10;  alias, 1 drivers
v0x5cc6714f8e60_0 .net "alu_result", 7 0, v0x5cc6714a7980_0;  1 drivers
v0x5cc6714f8f80_0 .net "clk", 0 0, v0x5cc6714f9dc0_0;  1 drivers
v0x5cc6714f9020_0 .net "mem_dir", 9 0, v0x5cc6714f5410_0;  1 drivers
v0x5cc6714f90e0_0 .net "opcode", 15 0, L_0x5cc6714fa450;  1 drivers
v0x5cc6714f91a0_0 .net "pc_dir", 9 0, L_0x5cc67150a810;  1 drivers
v0x5cc6714f9240_0 .net "reg_alu_1", 7 0, L_0x5cc67150b0d0;  1 drivers
v0x5cc6714f9350_0 .net "reg_alu_2", 7 0, L_0x5cc67150b7e0;  1 drivers
v0x5cc6714f94a0_0 .net "reset", 0 0, v0x5cc6714f9e60_0;  1 drivers
v0x5cc6714f9590_0 .net "s_inc", 0 0, v0x5cc6714f9f00_0;  1 drivers
v0x5cc6714f9630_0 .net "s_inm", 0 0, v0x5cc6714fa040_0;  1 drivers
v0x5cc6714f96d0_0 .net "sum_result", 9 0, L_0x5cc6714fa3b0;  1 drivers
v0x5cc6714f9770_0 .net "wd3", 7 0, L_0x5cc67150a9e0;  1 drivers
v0x5cc6714f9860_0 .net "we3", 0 0, v0x5cc6714fa130_0;  1 drivers
v0x5cc6714f9900_0 .net "wez", 0 0, v0x5cc6714fa220_0;  1 drivers
v0x5cc6714f99a0_0 .net "z", 0 0, v0x5cc6714f4e50_0;  alias, 1 drivers
v0x5cc6714f9a40_0 .net "zero", 0 0, v0x5cc6714f4840_0;  1 drivers
L_0x5cc67150a8f0 .part L_0x5cc6714fa450, 0, 10;
L_0x5cc67150aac0 .part L_0x5cc6714fa450, 4, 8;
L_0x5cc67150b930 .part L_0x5cc6714fa450, 8, 4;
L_0x5cc67150b9d0 .part L_0x5cc6714fa450, 4, 4;
L_0x5cc67150ba70 .part L_0x5cc6714fa450, 0, 4;
L_0x5cc67150bb10 .part L_0x5cc6714fa450, 10, 6;
S_0x5cc6714c98d0 .scope module, "ALU" "alu" 3 22, 4 1 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x5cc6714d8f30_0 .net "A", 7 0, L_0x5cc67150b0d0;  alias, 1 drivers
v0x5cc6714d8fd0_0 .net "B", 7 0, L_0x5cc67150b7e0;  alias, 1 drivers
v0x5cc6714a78b0_0 .net "Op", 2 0, v0x5cc6714f9c20_0;  alias, 1 drivers
v0x5cc6714a7980_0 .var "S", 7 0;
v0x5cc6714f4840_0 .var "zero", 0 0;
E_0x5cc6714bd3a0 .event anyedge, v0x5cc6714a78b0_0, v0x5cc6714d8fd0_0, v0x5cc6714d8f30_0;
S_0x5cc6714f49f0 .scope module, "FFZ" "ffd" 3 26, 5 58 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5cc6714f4c10_0 .net "carga", 0 0, v0x5cc6714fa220_0;  alias, 1 drivers
v0x5cc6714f4cf0_0 .net "clk", 0 0, v0x5cc6714f9dc0_0;  alias, 1 drivers
v0x5cc6714f4db0_0 .net "d", 0 0, v0x5cc6714f4840_0;  alias, 1 drivers
v0x5cc6714f4e50_0 .var "q", 0 0;
v0x5cc6714f4ef0_0 .net "reset", 0 0, v0x5cc6714f9e60_0;  alias, 1 drivers
E_0x5cc6714bc500 .event posedge, v0x5cc6714f4ef0_0, v0x5cc6714f4cf0_0;
S_0x5cc6714f5080 .scope module, "PC" "registro" 3 11, 5 35 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x5cc6714f5260 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x5cc6714f5330_0 .net "D", 9 0, L_0x5cc67150a810;  alias, 1 drivers
v0x5cc6714f5410_0 .var "Q", 9 0;
v0x5cc6714f54f0_0 .net "clk", 0 0, v0x5cc6714f9dc0_0;  alias, 1 drivers
v0x5cc6714f55f0_0 .net "reset", 0 0, v0x5cc6714f9e60_0;  alias, 1 drivers
S_0x5cc6714f5710 .scope module, "banco" "regfile" 3 24, 5 2 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x5cc6714f5a50 .array "R", 15 0, 7 0;
v0x5cc6714f5b30_0 .net "RA1", 3 0, L_0x5cc67150b930;  1 drivers
v0x5cc6714f5c10_0 .net "RA2", 3 0, L_0x5cc67150b9d0;  1 drivers
v0x5cc6714f5cd0_0 .net "RD1", 7 0, L_0x5cc67150b0d0;  alias, 1 drivers
v0x5cc6714f5dc0_0 .net "RD2", 7 0, L_0x5cc67150b7e0;  alias, 1 drivers
v0x5cc6714f5eb0_0 .net "WA3", 3 0, L_0x5cc67150ba70;  1 drivers
v0x5cc6714f5f70_0 .net "WD3", 7 0, L_0x5cc67150a9e0;  alias, 1 drivers
v0x5cc6714f6050_0 .net *"_ivl_0", 31 0, L_0x5cc67150ac40;  1 drivers
v0x5cc6714f6130_0 .net *"_ivl_10", 5 0, L_0x5cc67150aec0;  1 drivers
L_0x7764b9386138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f6210_0 .net *"_ivl_13", 1 0, L_0x7764b9386138;  1 drivers
L_0x7764b9386180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f62f0_0 .net/2u *"_ivl_14", 7 0, L_0x7764b9386180;  1 drivers
v0x5cc6714f63d0_0 .net *"_ivl_18", 31 0, L_0x5cc67150b260;  1 drivers
L_0x7764b93861c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f64b0_0 .net *"_ivl_21", 27 0, L_0x7764b93861c8;  1 drivers
L_0x7764b9386210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f6590_0 .net/2u *"_ivl_22", 31 0, L_0x7764b9386210;  1 drivers
v0x5cc6714f6670_0 .net *"_ivl_24", 0 0, L_0x5cc67150b390;  1 drivers
v0x5cc6714f6730_0 .net *"_ivl_26", 7 0, L_0x5cc67150b4d0;  1 drivers
v0x5cc6714f6810_0 .net *"_ivl_28", 5 0, L_0x5cc67150b5c0;  1 drivers
L_0x7764b93860a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f68f0_0 .net *"_ivl_3", 27 0, L_0x7764b93860a8;  1 drivers
L_0x7764b9386258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f69d0_0 .net *"_ivl_31", 1 0, L_0x7764b9386258;  1 drivers
L_0x7764b93862a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f6ab0_0 .net/2u *"_ivl_32", 7 0, L_0x7764b93862a0;  1 drivers
L_0x7764b93860f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f6b90_0 .net/2u *"_ivl_4", 31 0, L_0x7764b93860f0;  1 drivers
v0x5cc6714f6c70_0 .net *"_ivl_6", 0 0, L_0x5cc67150ace0;  1 drivers
v0x5cc6714f6d30_0 .net *"_ivl_8", 7 0, L_0x5cc67150ae20;  1 drivers
v0x5cc6714f6e10_0 .net "clk", 0 0, v0x5cc6714f9dc0_0;  alias, 1 drivers
v0x5cc6714f6eb0_0 .net "we3", 0 0, v0x5cc6714fa130_0;  alias, 1 drivers
E_0x5cc6714bc860 .event posedge, v0x5cc6714f4cf0_0;
L_0x5cc67150ac40 .concat [ 4 28 0 0], L_0x5cc67150b930, L_0x7764b93860a8;
L_0x5cc67150ace0 .cmp/ne 32, L_0x5cc67150ac40, L_0x7764b93860f0;
L_0x5cc67150ae20 .array/port v0x5cc6714f5a50, L_0x5cc67150aec0;
L_0x5cc67150aec0 .concat [ 4 2 0 0], L_0x5cc67150b930, L_0x7764b9386138;
L_0x5cc67150b0d0 .functor MUXZ 8, L_0x7764b9386180, L_0x5cc67150ae20, L_0x5cc67150ace0, C4<>;
L_0x5cc67150b260 .concat [ 4 28 0 0], L_0x5cc67150b9d0, L_0x7764b93861c8;
L_0x5cc67150b390 .cmp/ne 32, L_0x5cc67150b260, L_0x7764b9386210;
L_0x5cc67150b4d0 .array/port v0x5cc6714f5a50, L_0x5cc67150b5c0;
L_0x5cc67150b5c0 .concat [ 4 2 0 0], L_0x5cc67150b9d0, L_0x7764b9386258;
L_0x5cc67150b7e0 .functor MUXZ 8, L_0x7764b93862a0, L_0x5cc67150b4d0, L_0x5cc67150b390, C4<>;
S_0x5cc6714f70c0 .scope module, "instruccion" "memprog" 3 15, 6 1 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x5cc6714fa450 .functor BUFZ 16, L_0x5cc67150a570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5cc6714f7310_0 .net "Address", 9 0, v0x5cc6714f5410_0;  alias, 1 drivers
v0x5cc6714f73f0_0 .net "Data", 15 0, L_0x5cc6714fa450;  alias, 1 drivers
v0x5cc6714f74b0 .array "Mem", 1023 0, 15 0;
v0x5cc6714f7550_0 .net *"_ivl_0", 15 0, L_0x5cc67150a570;  1 drivers
v0x5cc6714f7630_0 .net *"_ivl_2", 11 0, L_0x5cc67150a630;  1 drivers
L_0x7764b9386060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f7760_0 .net *"_ivl_5", 1 0, L_0x7764b9386060;  1 drivers
v0x5cc6714f7840_0 .net "clk", 0 0, v0x5cc6714f9dc0_0;  alias, 1 drivers
L_0x5cc67150a570 .array/port v0x5cc6714f74b0, L_0x5cc67150a630;
L_0x5cc67150a630 .concat [ 10 2 0 0], v0x5cc6714f5410_0, L_0x7764b9386060;
S_0x5cc6714f7960 .scope module, "mux_10_bit" "mux2" 3 17, 5 47 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5cc6714f7b40 .param/l "WIDTH" 0 5 47, +C4<00000000000000000000000000001010>;
v0x5cc6714f7c10_0 .net "D0", 9 0, L_0x5cc67150a8f0;  1 drivers
v0x5cc6714f7cf0_0 .net "D1", 9 0, v0x5cc6714f5410_0;  alias, 1 drivers
v0x5cc6714f7e00_0 .net "Y", 9 0, L_0x5cc67150a810;  alias, 1 drivers
v0x5cc6714f7ed0_0 .net "s", 0 0, v0x5cc6714f9f00_0;  alias, 1 drivers
L_0x5cc67150a810 .functor MUXZ 10, L_0x5cc67150a8f0, v0x5cc6714f5410_0, v0x5cc6714f9f00_0, C4<>;
S_0x5cc6714f8020 .scope module, "mux_8_bit" "mux2" 3 20, 5 47 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5cc6714f8200 .param/l "WIDTH" 0 5 47, +C4<00000000000000000000000000001000>;
v0x5cc6714f8340_0 .net "D0", 7 0, v0x5cc6714a7980_0;  alias, 1 drivers
v0x5cc6714f8450_0 .net "D1", 7 0, L_0x5cc67150aac0;  1 drivers
v0x5cc6714f8510_0 .net "Y", 7 0, L_0x5cc67150a9e0;  alias, 1 drivers
v0x5cc6714f8610_0 .net "s", 0 0, v0x5cc6714fa040_0;  alias, 1 drivers
L_0x5cc67150a9e0 .functor MUXZ 8, v0x5cc6714a7980_0, L_0x5cc67150aac0, v0x5cc6714fa040_0, C4<>;
S_0x5cc6714f8760 .scope module, "suma_pc" "sum" 3 13, 5 27 0, S_0x5cc6714c8000;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x5cc6714f89b0_0 .net "A", 9 0, v0x5cc6714f5410_0;  alias, 1 drivers
L_0x7764b9386018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5cc6714f8a90_0 .net "B", 9 0, L_0x7764b9386018;  1 drivers
v0x5cc6714f8b70_0 .net "Y", 9 0, L_0x5cc6714fa3b0;  alias, 1 drivers
L_0x5cc6714fa3b0 .arith/sum 10, v0x5cc6714f5410_0, L_0x7764b9386018;
    .scope S_0x5cc6714f5080;
T_0 ;
    %wait E_0x5cc6714bc500;
    %load/vec4 v0x5cc6714f55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5cc6714f5410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5cc6714f5330_0;
    %assign/vec4 v0x5cc6714f5410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5cc6714f70c0;
T_1 ;
    %vpi_call 6 9 "$readmemb", "data/progfile.dat", v0x5cc6714f74b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5cc6714c98d0;
T_2 ;
    %wait E_0x5cc6714bd3a0;
    %load/vec4 v0x5cc6714a78b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %inv;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %load/vec4 v0x5cc6714d8fd0_0;
    %add;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %load/vec4 v0x5cc6714d8fd0_0;
    %sub;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %load/vec4 v0x5cc6714d8fd0_0;
    %and;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %load/vec4 v0x5cc6714d8fd0_0;
    %or;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x5cc6714d8f30_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x5cc6714d8fd0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5cc6714a7980_0, 0, 8;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5cc6714a7980_0;
    %or/r;
    %inv;
    %store/vec4 v0x5cc6714f4840_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5cc6714f5710;
T_3 ;
    %vpi_call 5 12 "$readmemb", "data/regfile.dat", v0x5cc6714f5a50 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5cc6714f5710;
T_4 ;
    %wait E_0x5cc6714bc860;
    %load/vec4 v0x5cc6714f6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5cc6714f5f70_0;
    %load/vec4 v0x5cc6714f5eb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cc6714f5a50, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5cc6714f49f0;
T_5 ;
    %wait E_0x5cc6714bc500;
    %load/vec4 v0x5cc6714f4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cc6714f4e50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5cc6714f4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5cc6714f4db0_0;
    %assign/vec4 v0x5cc6714f4e50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5cc6714c7e70;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9dc0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714f9dc0_0, 0, 1;
    %delay 4000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5cc6714c7e70;
T_7 ;
    %vpi_call 2 24 "$dumpfile", "data/microc_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9e60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714f9e60_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5cc6714c7e70;
T_8 ;
    %wait E_0x5cc6714bc500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714f9f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cc6714fa040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cc6714fa220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cc6714f9c20_0, 0, 3;
    %delay 4000, 0;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbenchs/microc_tb.v";
    "src/microc.v";
    "src/alu.v";
    "src/componentes.v";
    "src/memprog.v";
