# D Flip Flop with synchronous reset

Synchronous Resets are triggered or activated on the active edge of the clock. 
- These kinds of resets are triggered on the active edge, these are immune to glitches.
- Synchronous Resets have additional logic due to which it is a good possibility that it may elongate the critical path thereby increasing the time or creating times issues.
- Slower

<p align = "center">
  
<img width="322" alt="image" src="https://user-images.githubusercontent.com/82091082/210416980-384ea75a-3c32-4c06-baeb-0a959080dc84.png">
  
</p>

##### Source: [Quora](https://www.quora.com/What-is-the-difference-between-a-synchronous-reset-and-an-asynchronous-reset)
