Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Apr 18 20:04:28 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_tx_timing_summary_routed.rpt -pb simple_tx_timing_summary_routed.pb -rpx simple_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_tx
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.465        0.000                      0                  106        0.185        0.000                      0                  106        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.465        0.000                      0                  106        0.185        0.000                      0                  106        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.098ns (32.695%)  route 2.260ns (67.305%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.696     7.539    tx/clk_cnt_0
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.119    14.004    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.098ns (32.695%)  route 2.260ns (67.305%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.696     7.539    tx/clk_cnt_0
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.119    14.004    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.098ns (32.695%)  route 2.260ns (67.305%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.696     7.539    tx/clk_cnt_0
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.119    14.004    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.098ns (32.695%)  route 2.260ns (67.305%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.696     7.539    tx/clk_cnt_0
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X38Y92         FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X38Y92         FDRE (Setup_fdre_C_CE)      -0.119    14.004    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.098ns (33.590%)  route 2.171ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.606     7.449    tx/clk_cnt_0
    SLICE_X40Y92         FDRE                                         r  tx/clk_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X40Y92         FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X40Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.973    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.098ns (33.590%)  route 2.171ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.606     7.449    tx/clk_cnt_0
    SLICE_X40Y92         FDRE                                         r  tx/clk_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X40Y92         FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X40Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.973    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.098ns (33.590%)  route 2.171ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.606     7.449    tx/clk_cnt_0
    SLICE_X40Y92         FDRE                                         r  tx/clk_cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.149    13.927    tx/CLK
    SLICE_X40Y92         FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.232    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X40Y92         FDRE (Setup_fdre_C_CE)      -0.150    13.973    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.098ns (33.611%)  route 2.169ns (66.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.604     7.447    tx/clk_cnt_0
    SLICE_X38Y91         FDRE                                         r  tx/clk_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.148    13.926    tx/CLK
    SLICE_X38Y91         FDRE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.232    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X38Y91         FDRE (Setup_fdre_C_CE)      -0.119    14.003    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.098ns (33.611%)  route 2.169ns (66.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.604     7.447    tx/clk_cnt_0
    SLICE_X38Y91         FDRE                                         r  tx/clk_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.148    13.926    tx/CLK
    SLICE_X38Y91         FDRE                                         r  tx/clk_cnt_reg[22]/C
                         clock pessimism              0.232    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X38Y91         FDRE (Setup_fdre_C_CE)      -0.119    14.003    tx/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.098ns (33.611%)  route 2.169ns (66.389%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.181ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.250     4.181    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.341     4.522 f  tx/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.722     5.243    tx/clk_cnt[9]
    SLICE_X38Y88         LUT2 (Prop_lut2_I1_O)        0.097     5.340 r  tx/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.340    tx/state1_carry__0_i_8_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.719 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    tx/state1_carry__0_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.811 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.811    tx/state1_carry__1_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.903 r  tx/state1_carry__2/CO[3]
                         net (fo=42, routed)          0.842     6.746    tx/state1_carry__2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.097     6.843 r  tx/clk_cnt[31]_i_1/O
                         net (fo=32, routed)          0.604     7.447    tx/clk_cnt_0
    SLICE_X38Y91         FDRE                                         r  tx/clk_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.148    13.926    tx/CLK
    SLICE_X38Y91         FDRE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.232    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X38Y91         FDRE (Setup_fdre_C_CE)      -0.119    14.003    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  6.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.958%)  route 0.130ns (48.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  data_reg[5]/Q
                         net (fo=3, routed)           0.130     1.760    tx/Q[5]
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.839     2.004    tx/CLK
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[5]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.071     1.574    tx/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 data_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.990%)  route 0.114ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X35Y89         FDSE                                         r  data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.128     1.615 r  data_reg[7]/Q
                         net (fo=2, routed)           0.114     1.729    tx/Q[7]
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.839     2.004    tx/CLK
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[7]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.024     1.527    tx/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.663%)  route 0.069ns (23.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDSE (Prop_fdse_C_Q)         0.128     1.616 r  data_reg[4]/Q
                         net (fo=4, routed)           0.069     1.685    data_reg[4]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.099     1.784 r  data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    p_0_in[5]
    SLICE_X36Y90         FDSE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.840     2.005    clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  data_reg[5]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X36Y90         FDSE (Hold_fdse_C_D)         0.092     1.580    data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.756%)  route 0.173ns (48.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.567     1.486    tx/CLK
    SLICE_X36Y87         FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  tx/FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.173     1.801    tx/FSM_onehot_state_reg_n_0_[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  tx/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    tx/clk_cnt[2]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121     1.641    tx/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.469%)  route 0.175ns (48.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.567     1.486    tx/CLK
    SLICE_X36Y87         FDRE                                         r  tx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  tx/FSM_onehot_state_reg[1]/Q
                         net (fo=41, routed)          0.175     1.803    tx/FSM_onehot_state_reg_n_0_[1]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  tx/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    tx/clk_cnt[1]_i_1_n_0
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120     1.640    tx/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.462%)  route 0.162ns (53.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X35Y89         FDSE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  data_reg[6]/Q
                         net (fo=3, routed)           0.162     1.791    tx/Q[6]
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.839     2.004    tx/CLK
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[6]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.076     1.579    tx/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tx/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.687%)  route 0.085ns (27.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.567     1.486    tx/CLK
    SLICE_X37Y87         FDRE                                         r  tx/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  tx/tx_done_reg/Q
                         net (fo=14, routed)          0.085     1.700    tx/ready
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.099     1.799 r  tx/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.799    tx_n_3
    SLICE_X37Y87         FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  transmit_reg/C
                         clock pessimism             -0.515     1.486    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.091     1.577    transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.701%)  route 0.149ns (51.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  data_reg[3]/Q
                         net (fo=5, routed)           0.149     1.778    tx/Q[3]
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.839     2.004    tx/CLK
    SLICE_X36Y89         FDRE                                         r  tx/data_r_reg[3]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X36Y89         FDRE (Hold_fdre_C_D)         0.047     1.550    tx/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tx/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.568     1.487    tx/CLK
    SLICE_X37Y88         FDRE                                         r  tx/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  tx/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.143     1.771    tx/data_cnt_reg_n_0_[0]
    SLICE_X37Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  tx/data_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    tx/data_cnt[2]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  tx/data_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.839     2.004    tx/CLK
    SLICE_X37Y88         FDRE                                         r  tx/data_cnt_reg[2]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X37Y88         FDRE (Hold_fdre_C_D)         0.092     1.579    tx/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X35Y89         FDSE                                         r  data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  data_reg[6]/Q
                         net (fo=3, routed)           0.166     1.795    data_reg[6]
    SLICE_X35Y89         LUT3 (Prop_lut3_I1_O)        0.042     1.837 r  data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    p_0_in[7]
    SLICE_X35Y89         FDSE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X35Y89         FDSE                                         r  data_reg[7]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y89         FDSE (Hold_fdse_C_D)         0.107     1.594    data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    data_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y90    data_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y90    data_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y90    data_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y90    data_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y90    data_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    data_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y57     l_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    data_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    data_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    data_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    data_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X35Y90    data_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    data_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 3.519ns (51.345%)  route 3.334ns (48.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.252     4.183    tx/CLK
    SLICE_X37Y89         FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDSE (Prop_fdse_C_Q)         0.341     4.524 r  tx/sig_reg/Q
                         net (fo=1, routed)           3.334     7.858    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178    11.036 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000    11.036    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.628ns  (logic 3.532ns (76.326%)  route 1.096ns (23.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.322     4.253    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.341     4.594 r  l_reg/Q
                         net (fo=1, routed)           1.096     5.689    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.191     8.880 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.880    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstn_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.410ns (83.702%)  route 0.275ns (16.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  l_reg/Q
                         net (fo=1, routed)           0.275     1.938    rstn_led_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.207 r  rstn_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    rstn_led
    V11                                                               r  rstn_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.397ns (46.252%)  route 1.623ns (53.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.568     1.487    tx/CLK
    SLICE_X37Y89         FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  tx/sig_reg/Q
                         net (fo=1, routed)           1.623     3.252    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.508 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     4.508    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.469ns (26.320%)  route 4.113ns (73.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.872     5.582    tx/SR[0]
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.469ns (26.320%)  route 4.113ns (73.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.872     5.582    tx/SR[0]
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.469ns (26.320%)  route 4.113ns (73.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.872     5.582    tx/SR[0]
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.469ns (26.320%)  route 4.113ns (73.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.872     5.582    tx/SR[0]
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y87         FDRE                                         r  tx/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.469ns (26.781%)  route 4.017ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.776     5.486    tx/SR[0]
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.469ns (26.781%)  route 4.017ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.776     5.486    tx/SR[0]
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.469ns (26.781%)  route 4.017ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.776     5.486    tx/SR[0]
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[12]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.469ns (26.781%)  route 4.017ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.776     5.486    tx/SR[0]
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.146     3.924    tx/CLK
    SLICE_X40Y88         FDRE                                         r  tx/clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 1.469ns (27.249%)  route 3.923ns (72.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.681     5.392    tx_n_1
    SLICE_X36Y90         FDSE                                         r  data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.150     3.928    clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  data_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 1.469ns (27.249%)  route 3.923ns (72.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.241     3.613    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.097     3.710 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          1.681     5.392    tx_n_1
    SLICE_X36Y90         FDSE                                         r  data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.150     3.928    clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  data_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.292ns (45.389%)  route 0.351ns (54.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           0.351     0.642    rstn_IBUF
    SLICE_X0Y57          FDRE                                         r  l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  l_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.337ns (20.917%)  route 1.272ns (79.083%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.272     1.564    tx/rstn_IBUF
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.609 r  tx/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.609    tx_n_3
    SLICE_X37Y87         FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.837     2.002    clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  transmit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.337ns (18.618%)  route 1.471ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.178     1.807    tx/SR[0]
    SLICE_X36Y87         FDSE                                         r  tx/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.837     2.002    tx/CLK
    SLICE_X36Y87         FDSE                                         r  tx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.337ns (18.618%)  route 1.471ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.178     1.807    tx/SR[0]
    SLICE_X36Y87         FDRE                                         r  tx/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.837     2.002    tx/CLK
    SLICE_X36Y87         FDRE                                         r  tx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.337ns (18.618%)  route 1.471ns (81.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.178     1.807    tx/SR[0]
    SLICE_X36Y87         FDRE                                         r  tx/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.837     2.002    tx/CLK
    SLICE_X36Y87         FDRE                                         r  tx/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.337ns (18.253%)  route 1.507ns (81.747%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.369     1.660    tx/rstn_IBUF
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  tx/tx_done_i_1/O
                         net (fo=1, routed)           0.139     1.844    tx/tx_done_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  tx/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.837     2.002    tx/CLK
    SLICE_X37Y87         FDRE                                         r  tx/tx_done_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.337ns (17.993%)  route 1.534ns (82.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.241     1.870    tx/SR[0]
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.337ns (17.993%)  route 1.534ns (82.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.241     1.870    tx/SR[0]
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.337ns (17.993%)  route 1.534ns (82.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.241     1.870    tx/SR[0]
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.337ns (17.993%)  route 1.534ns (82.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.293     1.585    tx/rstn_IBUF
    SLICE_X35Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.630 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=55, routed)          0.241     1.870    tx/SR[0]
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.835     2.000    tx/CLK
    SLICE_X38Y86         FDRE                                         r  tx/clk_cnt_reg[4]/C





