
---------- Begin Simulation Statistics ----------
final_tick                                90988169500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192706                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653580                       # Number of bytes of host memory used
host_op_rate                                   193084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   518.93                       # Real time elapsed on the host
host_tick_rate                              175339560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090988                       # Number of seconds simulated
sim_ticks                                 90988169500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.819763                       # CPI: cycles per instruction
system.cpu.discardedOps                        189683                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48640219                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.549522                       # IPC: instructions per cycle
system.cpu.numCycles                        181976339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133336120                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566041                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       986850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3736                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1974883                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3751                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485916                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735552                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101895                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904653                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51034911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51034911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51035335                       # number of overall hits
system.cpu.dcache.overall_hits::total        51035335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055246                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36276861499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36276861499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36276861499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36276861499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34640.082940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34640.082940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34377.634693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34377.634693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       217156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4338                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.059013                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       877926                       # number of writebacks
system.cpu.dcache.writebacks::total            877926                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67883                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67883                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987359                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33568378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33568378500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34212546999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34212546999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34275.551682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34275.551682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34650.564788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34650.564788                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40534451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40534451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15473856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15473856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41133080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41133080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25848.825399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25848.825399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14805738500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14805738500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24864.454756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24864.454756                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448622                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20803004999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20803004999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46370.897992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46370.897992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18762640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18762640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48872.496158                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48872.496158                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    644168499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    644168499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80611.750594                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80611.750594                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.671650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022770                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.688809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.671650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987640                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987640                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53078016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53078016                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686486                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475513                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025110                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278792                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278792                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278792                       # number of overall hits
system.cpu.icache.overall_hits::total        10278792                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52122500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52122500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52122500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52122500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77218.518519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77218.518519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77218.518519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77218.518519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51447500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51447500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51447500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76218.518519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76218.518519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76218.518519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76218.518519                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278792                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278792                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52122500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52122500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77218.518519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77218.518519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51447500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76218.518519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76218.518519                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           548.119346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15228.840000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   548.119346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.535273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.535273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          566                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          82236411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         82236411                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90988169500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700546                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700563                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              700546                       # number of overall hits
system.l2.overall_hits::total                  700563                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286813                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287471                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            286813                       # number of overall misses
system.l2.overall_misses::total                287471                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25109424500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25159663500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50239000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25109424500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25159663500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988034                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988034                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76351.063830                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87546.326352                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87520.701219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76351.063830                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87546.326352                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87520.701219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199874                       # number of writebacks
system.l2.writebacks::total                    199874                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287465                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     43659000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22240977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22284636500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     43659000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22240977500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22284636500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290946                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66351.063830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77546.843348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77521.216496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66351.063830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77546.843348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77521.216496                       # average overall mshr miss latency
system.l2.replacements                         282039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       877926                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           877926                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       877926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       877926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15911110500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15911110500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89940.028150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89940.028150                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14142030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14142030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79940.028150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79940.028150                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50239000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50239000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76351.063830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76351.063830                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     43659000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43659000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66351.063830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66351.063830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9198314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9198314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83693.316956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83693.316956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8098947000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8098947000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73694.455819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73694.455819                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8046.264504                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.799050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.795242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.583264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7968.885999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982210                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4237409                       # Number of tag accesses
system.l2.tags.data_accesses                  4237409                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003281570500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11844                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11844                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199874                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287465                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199874                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    956                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.190054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.791252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.434788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11619     98.10%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          164      1.38%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           19      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11844                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.871749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.838236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6957     58.74%     58.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      1.28%     60.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4070     34.36%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              636      5.37%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11844                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   61184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18397760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12791936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    202.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90980893000                       # Total gap between requests
system.mem_ctrls.avgGap                     186689.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18294464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 462829.401134396961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201064205.385514438152                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 140557350.150889694691                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286807                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199874                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16708250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10423661000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2192736521500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25392.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36343.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10970594.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18355648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18397760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12791936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12791936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286807                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287465                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199874                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       462829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201736644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        202199474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       462829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       462829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    140589003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       140589003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    140589003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       462829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201736644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342788476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286509                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199829                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12587                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5068325500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432545000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10440369250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17689.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36439.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153465                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102842                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       230031                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.310597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.243512                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.378580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       172967     75.19%     75.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31691     13.78%     88.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4569      1.99%     90.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2131      0.93%     91.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10208      4.44%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          705      0.31%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          575      0.25%     96.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          574      0.25%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6611      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       230031                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18336576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              201.527035                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              140.557350                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       805127820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       427935585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015008120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514869480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7182068400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27441200490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11831077920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49217287815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.919639                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30473929250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3038100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57476140250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       837293520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       445032060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030666140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528237900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7182068400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26998200480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12204130560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49225629060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.011313                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31447785000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3038100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56502284500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199874                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78702                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176908                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110557                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31189696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31189696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287465                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1420632500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561612500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1077800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603276                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961565                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2962917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119378240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119421568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282039                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12791936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265027     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5031      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270073                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90988169500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1865369500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481041494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
