#  Simulation Model Generator
#  Xilinx EDK 10.1.03 EDK_K_SP3.6
#  Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
#
#  File     bfm_system.do (Mon Apr  6 16:25:57 2009)
#
vlib plbv46_bfm
vmap plbv46_bfm plbv46_bfm
vlib plbv46_master_bfm_v1_00_a
vmap plbv46_master_bfm_v1_00_a plbv46_master_bfm_v1_00_a
vlib plbv46_slave_bfm_v1_00_a
vmap plbv46_slave_bfm_v1_00_a plbv46_slave_bfm_v1_00_a
vlib plbv46_monitor_bfm_v1_00_a
vmap plbv46_monitor_bfm_v1_00_a plbv46_monitor_bfm_v1_00_a
vlib bfm_synch_v1_00_a
vmap bfm_synch_v1_00_a bfm_synch_v1_00_a
vlib proc_common_v2_00_a
vmap proc_common_v2_00_a proc_common_v2_00_a
vlib plb_v46_v1_00_a
vmap plb_v46_v1_00_a plb_v46_v1_00_a
vlib plbv46_slave_single_v1_00_a
vmap plbv46_slave_single_v1_00_a plbv46_slave_single_v1_00_a
vlib plbv46_master_single_v1_00_a
vmap plbv46_master_single_v1_00_a plbv46_master_single_v1_00_a
vlib plb_scheduler_v1_00_a
vmap plb_scheduler_v1_00_a plb_scheduler_v1_00_a
vlib plb_scheduler_tb_v1_00_a
vmap plb_scheduler_tb_v1_00_a plb_scheduler_tb_v1_00_a
vlib work
vmap work work
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_dcl.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_pkg.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_master_comp.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_master.vhd"
#vcom -novopt -93 -work plbv46_master_bfm_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_master_bfm_v1_00_a/hdl/vhdl/plbv46_master_bfm.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_slave_comp.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_slave.vhd"
#vcom -novopt -93 -work plbv46_slave_bfm_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_slave_bfm_v1_00_a/hdl/vhdl/plbv46_slave_bfm.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_monitor_comp.vhd"
#vcom -novopt -93 -work plbv46_bfm "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_bfm/hdl/vhdl/plb_monitor.vhd"
#vcom -novopt -93 -work plbv46_monitor_bfm_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/plbv46_monitor_bfm_v1_00_a/hdl/vhdl/plbv46_monitor_bfm.vhd"
#vcom -novopt -93 -work bfm_synch_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxBFMinterface/pcores/bfm_synch_v1_00_a/hdl/vhdl/bfm_synch.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/or_gate.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/arb_control_sm.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/dcr_regs.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/gen_qual_req.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/muxed_signals.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/pend_request.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/qual_priority.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/pending_priority.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/qual_request.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/priority_encoder.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_priority_encoder.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/watchdog_timer.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_wr_datapath.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_rd_datapath.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_addrpath.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_slave_ors.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_interrupt.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_arbiter_logic.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_p2p.vhd"
#vcom -novopt -93 -work plb_v46_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_00_a/hdl/vhdl/plb_v46.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd"
#vcom -novopt -93 -work plbv46_slave_single_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd"
#vcom -novopt -93 -work plbv46_slave_single_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd"
#vcom -novopt -93 -work plbv46_slave_single_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd"
#vcom -novopt -93 -work plbv46_master_single_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/data_width_adapter.vhd"
#vcom -novopt -93 -work plbv46_master_single_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/data_mirror_128.vhd"
#vcom -novopt -93 -work plbv46_master_single_v1_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/plbv46_master_single.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd"
#vcom -novopt -93 -work proc_common_v2_00_a "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd"
vcom -novopt -93 -work plb_scheduler_v1_00_a "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/infer_bram.vhd"
vcom -novopt -93 -work plb_scheduler_v1_00_a "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/parallel.vhd"
vcom -novopt -93 -work plb_scheduler_v1_00_a "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/user_logic.vhd"
vcom -novopt -93 -work plb_scheduler_v1_00_a "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/plb_scheduler.vhd"
vcom -novopt -93 -work plb_scheduler_tb_v1_00_a "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/devl/bfmsim/pcores/plb_scheduler_tb_v1_00_a/simhdl/vhdl/plb_scheduler_tb.vhd"
vcom -novopt -93 -work work "bfm_processor_wrapper.vhd"
vcom -novopt -93 -work work "bfm_memory_wrapper.vhd"
vcom -novopt -93 -work work "bfm_monitor_wrapper.vhd"
vcom -novopt -93 -work work "synch_bus_wrapper.vhd"
vcom -novopt -93 -work work "plb_bus_wrapper.vhd"
vcom -novopt -93 -work work "my_core_wrapper.vhd"
vcom -novopt -93 -work work "bfm_system.vhd"
