OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 31633
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.090, 2.800).
[INFO IFP-0001] Added 249 rows of 1841 site FreePDK45_38x28_10R_NP_162NW_34O with height 1.
[INFO RSZ-0026] Removed 1947 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -42.63

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -3.39

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -3.39

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2439_/G ^
   0.30
gen_encoder_units[0].encoder_unit/_446_/CK ^
   0.00      0.00       0.30


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _266_ (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   407  716.68                           rst_ni (net)
                  0.00    0.00    0.30 ^ _266_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _266_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2435_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2435_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2435_/Q (DLL_X1)
     1    0.97                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_448_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_449_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_448_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ gen_encoder_units[0].encoder_unit/_448_/QN (DFFR_X1)
     2    3.52                           gen_encoder_units[0].encoder_unit/_002_ (net)
                  0.01    0.00    0.07 ^ gen_encoder_units[0].encoder_unit/_380_/A2 (OR2_X1)
                  0.01    0.03    0.10 ^ gen_encoder_units[0].encoder_unit/_380_/ZN (OR2_X1)
     1    1.70                           gen_encoder_units[0].encoder_unit/_116_ (net)
                  0.01    0.00    0.10 ^ gen_encoder_units[0].encoder_unit/_381_/A (INV_X1)
                  0.00    0.01    0.10 v gen_encoder_units[0].encoder_unit/_381_/ZN (INV_X1)
     1    1.05                           gen_encoder_units[0].encoder_unit/k_addr_n[3] (net)
                  0.00    0.00    0.10 v gen_encoder_units[0].encoder_unit/_449_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_449_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _270_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   407  716.68                           rst_ni (net)
                  0.00    0.00    0.30 ^ _270_/SN (DFFS_X1)
                                  0.30   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _270_/CK (DFFS_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_161_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_082_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/_161_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[0].encoder_unit/threshold_memory/_161_/Q (DLL_X1)
     1    1.50                           gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/_448_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_458_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/_448_/CK (DFFR_X1)
                  3.88    4.15    4.15 ^ gen_encoder_units[1].encoder_unit/_448_/Q (DFFR_X1)
   982 1698.12                           gen_encoder_units[1].encoder_unit/c_addr_int[0] (net)
                  3.88    0.00    4.15 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1274_/A (INV_X4)
                  1.18    1.40    5.55 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1274_/ZN (INV_X4)
   178  277.20                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0915_ (net)
                  1.18    0.00    5.55 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.16    0.39    5.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   25.58                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0991_ (net)
                  0.16    0.00    5.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1795_/A1 (NAND2_X1)
                  0.03    0.02    5.95 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1795_/ZN (NAND2_X1)
     1    1.53                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0253_ (net)
                  0.03    0.00    5.95 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1797_/A1 (NAND2_X1)
                  0.07    0.02    5.98 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1797_/ZN (NAND2_X1)
     1    1.71                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0255_ (net)
                  0.07    0.00    5.98 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1801_/A1 (NOR2_X1)
                  0.02    0.01    5.99 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1801_/ZN (NOR2_X1)
     1    1.53                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0259_ (net)
                  0.02    0.00    5.99 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1809_/A1 (NAND2_X1)
                  0.01    0.02    6.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1809_/ZN (NAND2_X1)
     1    1.71                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0267_ (net)
                  0.01    0.00    6.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1828_/A1 (NOR2_X1)
                  0.01    0.01    6.01 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1828_/ZN (NOR2_X1)
     1    1.53                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0286_ (net)
                  0.01    0.00    6.01 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1830_/A2 (NAND3_X1)
                  0.02    0.03    6.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1830_/ZN (NAND3_X1)
     1    6.20                           gen_encoder_units[1].encoder_unit/threshold_memory/read_outputs_subunits[54] (net)
                  0.02    0.00    6.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_203_/A2 (NAND2_X4)
                  0.05    0.02    6.06 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_203_/ZN (NAND2_X4)
     1    5.62                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_046_ (net)
                  0.05    0.00    6.06 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_204_/A2 (NAND2_X4)
                  0.02    0.03    6.09 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_204_/ZN (NAND2_X4)
     1    6.26                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_047_ (net)
                  0.02    0.00    6.09 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_205_/A (INV_X4)
                  0.01    0.01    6.10 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_205_/ZN (INV_X4)
     1    5.62                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_048_ (net)
                  0.01    0.00    6.10 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_206_/A2 (NAND2_X4)
                  0.01    0.01    6.11 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_206_/ZN (NAND2_X4)
     1    1.70                           gen_encoder_units[1].encoder_unit/fp_compare.operand_b_i[6] (net)
                  0.01    0.00    6.11 ^ gen_encoder_units[1].encoder_unit/_312_/A (INV_X1)
                  0.00    0.01    6.12 v gen_encoder_units[1].encoder_unit/_312_/ZN (INV_X1)
     2    2.94                           gen_encoder_units[1].encoder_unit/_050_ (net)
                  0.00    0.00    6.12 v gen_encoder_units[1].encoder_unit/_314_/A1 (OR2_X2)
                  0.01    0.04    6.16 v gen_encoder_units[1].encoder_unit/_314_/ZN (OR2_X2)
     3    6.33                           gen_encoder_units[1].encoder_unit/_052_ (net)
                  0.01    0.00    6.16 v gen_encoder_units[1].encoder_unit/_326_/A1 (NAND2_X1)
                  0.01    0.02    6.18 ^ gen_encoder_units[1].encoder_unit/_326_/ZN (NAND2_X1)
     1    3.29                           gen_encoder_units[1].encoder_unit/_064_ (net)
                  0.01    0.00    6.18 ^ gen_encoder_units[1].encoder_unit/_327_/A1 (NOR2_X2)
                  0.01    0.01    6.19 v gen_encoder_units[1].encoder_unit/_327_/ZN (NOR2_X2)
     1    2.93                           gen_encoder_units[1].encoder_unit/_065_ (net)
                  0.01    0.00    6.19 v gen_encoder_units[1].encoder_unit/_334_/A1 (NAND2_X2)
                  0.01    0.01    6.20 ^ gen_encoder_units[1].encoder_unit/_334_/ZN (NAND2_X2)
     1    3.45                           gen_encoder_units[1].encoder_unit/_072_ (net)
                  0.01    0.00    6.20 ^ gen_encoder_units[1].encoder_unit/_335_/A2 (NAND2_X2)
                  0.01    0.01    6.22 v gen_encoder_units[1].encoder_unit/_335_/ZN (NAND2_X2)
     1    2.94                           gen_encoder_units[1].encoder_unit/_073_ (net)
                  0.01    0.00    6.22 v gen_encoder_units[1].encoder_unit/_336_/A (INV_X2)
                  0.01    0.02    6.23 ^ gen_encoder_units[1].encoder_unit/_336_/ZN (INV_X2)
     1    6.20                           gen_encoder_units[1].encoder_unit/_074_ (net)
                  0.01    0.00    6.23 ^ gen_encoder_units[1].encoder_unit/_337_/A2 (NAND2_X4)
                  0.01    0.01    6.25 v gen_encoder_units[1].encoder_unit/_337_/ZN (NAND2_X4)
     1    5.70                           gen_encoder_units[1].encoder_unit/_075_ (net)
                  0.01    0.00    6.25 v gen_encoder_units[1].encoder_unit/_343_/A1 (NAND2_X4)
                  0.01    0.01    6.26 ^ gen_encoder_units[1].encoder_unit/_343_/ZN (NAND2_X4)
     1    5.95                           gen_encoder_units[1].encoder_unit/_081_ (net)
                  0.01    0.00    6.26 ^ gen_encoder_units[1].encoder_unit/_346_/A1 (NAND2_X4)
                  0.01    0.01    6.27 v gen_encoder_units[1].encoder_unit/_346_/ZN (NAND2_X4)
     2   11.31                           gen_encoder_units[1].encoder_unit/_084_ (net)
                  0.01    0.00    6.27 v gen_encoder_units[1].encoder_unit/_357_/A1 (NAND2_X4)
                  0.01    0.02    6.29 ^ gen_encoder_units[1].encoder_unit/_357_/ZN (NAND2_X4)
     1    5.95                           gen_encoder_units[1].encoder_unit/_095_ (net)
                  0.01    0.00    6.29 ^ gen_encoder_units[1].encoder_unit/_358_/A1 (NAND2_X4)
                  0.01    0.01    6.30 v gen_encoder_units[1].encoder_unit/_358_/ZN (NAND2_X4)
     1    5.62                           gen_encoder_units[1].encoder_unit/_096_ (net)
                  0.01    0.00    6.30 v gen_encoder_units[1].encoder_unit/_359_/A2 (NAND2_X4)
                  0.01    0.02    6.32 ^ gen_encoder_units[1].encoder_unit/_359_/ZN (NAND2_X4)
     2    9.08                           gen_encoder_units[1].encoder_unit/_097_ (net)
                  0.01    0.00    6.32 ^ gen_encoder_units[1].encoder_unit/_433_/A1 (NAND2_X4)
                  0.01    0.01    6.33 v gen_encoder_units[1].encoder_unit/_433_/ZN (NAND2_X4)
     1    5.70                           gen_encoder_units[1].encoder_unit/_153_ (net)
                  0.01    0.00    6.33 v gen_encoder_units[1].encoder_unit/_434_/A1 (NAND2_X4)
                  0.01    0.01    6.34 ^ gen_encoder_units[1].encoder_unit/_434_/ZN (NAND2_X4)
     1    5.95                           gen_encoder_units[1].encoder_unit/_154_ (net)
                  0.01    0.00    6.34 ^ gen_encoder_units[1].encoder_unit/_436_/A1 (NAND2_X4)
                  0.01    0.01    6.35 v gen_encoder_units[1].encoder_unit/_436_/ZN (NAND2_X4)
     1    1.05                           gen_encoder_units[1].encoder_unit/_010_ (net)
                  0.01    0.00    6.35 v gen_encoder_units[1].encoder_unit/_458_/D (DFFR_X1)
                                  6.35   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/_458_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                 -3.39   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _270_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   407  716.68                           rst_ni (net)
                  0.00    0.00    0.30 ^ _270_/SN (DFFS_X1)
                                  0.30   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _270_/CK (DFFS_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_161_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_082_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/_161_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[0].encoder_unit/threshold_memory/_161_/Q (DLL_X1)
     1    1.50                           gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/_448_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_458_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/_448_/CK (DFFR_X1)
                  3.88    4.15    4.15 ^ gen_encoder_units[1].encoder_unit/_448_/Q (DFFR_X1)
   982 1698.12                           gen_encoder_units[1].encoder_unit/c_addr_int[0] (net)
                  3.88    0.00    4.15 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1274_/A (INV_X4)
                  1.18    1.40    5.55 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1274_/ZN (INV_X4)
   178  277.20                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0915_ (net)
                  1.18    0.00    5.55 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.16    0.39    5.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   25.58                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0991_ (net)
                  0.16    0.00    5.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1795_/A1 (NAND2_X1)
                  0.03    0.02    5.95 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1795_/ZN (NAND2_X1)
     1    1.53                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0253_ (net)
                  0.03    0.00    5.95 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1797_/A1 (NAND2_X1)
                  0.07    0.02    5.98 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1797_/ZN (NAND2_X1)
     1    1.71                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0255_ (net)
                  0.07    0.00    5.98 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1801_/A1 (NOR2_X1)
                  0.02    0.01    5.99 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1801_/ZN (NOR2_X1)
     1    1.53                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0259_ (net)
                  0.02    0.00    5.99 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1809_/A1 (NAND2_X1)
                  0.01    0.02    6.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1809_/ZN (NAND2_X1)
     1    1.71                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0267_ (net)
                  0.01    0.00    6.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1828_/A1 (NOR2_X1)
                  0.01    0.01    6.01 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1828_/ZN (NOR2_X1)
     1    1.53                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0286_ (net)
                  0.01    0.00    6.01 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1830_/A2 (NAND3_X1)
                  0.02    0.03    6.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1830_/ZN (NAND3_X1)
     1    6.20                           gen_encoder_units[1].encoder_unit/threshold_memory/read_outputs_subunits[54] (net)
                  0.02    0.00    6.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_203_/A2 (NAND2_X4)
                  0.05    0.02    6.06 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_203_/ZN (NAND2_X4)
     1    5.62                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_046_ (net)
                  0.05    0.00    6.06 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_204_/A2 (NAND2_X4)
                  0.02    0.03    6.09 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_204_/ZN (NAND2_X4)
     1    6.26                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_047_ (net)
                  0.02    0.00    6.09 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_205_/A (INV_X4)
                  0.01    0.01    6.10 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_205_/ZN (INV_X4)
     1    5.62                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_048_ (net)
                  0.01    0.00    6.10 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_206_/A2 (NAND2_X4)
                  0.01    0.01    6.11 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_206_/ZN (NAND2_X4)
     1    1.70                           gen_encoder_units[1].encoder_unit/fp_compare.operand_b_i[6] (net)
                  0.01    0.00    6.11 ^ gen_encoder_units[1].encoder_unit/_312_/A (INV_X1)
                  0.00    0.01    6.12 v gen_encoder_units[1].encoder_unit/_312_/ZN (INV_X1)
     2    2.94                           gen_encoder_units[1].encoder_unit/_050_ (net)
                  0.00    0.00    6.12 v gen_encoder_units[1].encoder_unit/_314_/A1 (OR2_X2)
                  0.01    0.04    6.16 v gen_encoder_units[1].encoder_unit/_314_/ZN (OR2_X2)
     3    6.33                           gen_encoder_units[1].encoder_unit/_052_ (net)
                  0.01    0.00    6.16 v gen_encoder_units[1].encoder_unit/_326_/A1 (NAND2_X1)
                  0.01    0.02    6.18 ^ gen_encoder_units[1].encoder_unit/_326_/ZN (NAND2_X1)
     1    3.29                           gen_encoder_units[1].encoder_unit/_064_ (net)
                  0.01    0.00    6.18 ^ gen_encoder_units[1].encoder_unit/_327_/A1 (NOR2_X2)
                  0.01    0.01    6.19 v gen_encoder_units[1].encoder_unit/_327_/ZN (NOR2_X2)
     1    2.93                           gen_encoder_units[1].encoder_unit/_065_ (net)
                  0.01    0.00    6.19 v gen_encoder_units[1].encoder_unit/_334_/A1 (NAND2_X2)
                  0.01    0.01    6.20 ^ gen_encoder_units[1].encoder_unit/_334_/ZN (NAND2_X2)
     1    3.45                           gen_encoder_units[1].encoder_unit/_072_ (net)
                  0.01    0.00    6.20 ^ gen_encoder_units[1].encoder_unit/_335_/A2 (NAND2_X2)
                  0.01    0.01    6.22 v gen_encoder_units[1].encoder_unit/_335_/ZN (NAND2_X2)
     1    2.94                           gen_encoder_units[1].encoder_unit/_073_ (net)
                  0.01    0.00    6.22 v gen_encoder_units[1].encoder_unit/_336_/A (INV_X2)
                  0.01    0.02    6.23 ^ gen_encoder_units[1].encoder_unit/_336_/ZN (INV_X2)
     1    6.20                           gen_encoder_units[1].encoder_unit/_074_ (net)
                  0.01    0.00    6.23 ^ gen_encoder_units[1].encoder_unit/_337_/A2 (NAND2_X4)
                  0.01    0.01    6.25 v gen_encoder_units[1].encoder_unit/_337_/ZN (NAND2_X4)
     1    5.70                           gen_encoder_units[1].encoder_unit/_075_ (net)
                  0.01    0.00    6.25 v gen_encoder_units[1].encoder_unit/_343_/A1 (NAND2_X4)
                  0.01    0.01    6.26 ^ gen_encoder_units[1].encoder_unit/_343_/ZN (NAND2_X4)
     1    5.95                           gen_encoder_units[1].encoder_unit/_081_ (net)
                  0.01    0.00    6.26 ^ gen_encoder_units[1].encoder_unit/_346_/A1 (NAND2_X4)
                  0.01    0.01    6.27 v gen_encoder_units[1].encoder_unit/_346_/ZN (NAND2_X4)
     2   11.31                           gen_encoder_units[1].encoder_unit/_084_ (net)
                  0.01    0.00    6.27 v gen_encoder_units[1].encoder_unit/_357_/A1 (NAND2_X4)
                  0.01    0.02    6.29 ^ gen_encoder_units[1].encoder_unit/_357_/ZN (NAND2_X4)
     1    5.95                           gen_encoder_units[1].encoder_unit/_095_ (net)
                  0.01    0.00    6.29 ^ gen_encoder_units[1].encoder_unit/_358_/A1 (NAND2_X4)
                  0.01    0.01    6.30 v gen_encoder_units[1].encoder_unit/_358_/ZN (NAND2_X4)
     1    5.62                           gen_encoder_units[1].encoder_unit/_096_ (net)
                  0.01    0.00    6.30 v gen_encoder_units[1].encoder_unit/_359_/A2 (NAND2_X4)
                  0.01    0.02    6.32 ^ gen_encoder_units[1].encoder_unit/_359_/ZN (NAND2_X4)
     2    9.08                           gen_encoder_units[1].encoder_unit/_097_ (net)
                  0.01    0.00    6.32 ^ gen_encoder_units[1].encoder_unit/_433_/A1 (NAND2_X4)
                  0.01    0.01    6.33 v gen_encoder_units[1].encoder_unit/_433_/ZN (NAND2_X4)
     1    5.70                           gen_encoder_units[1].encoder_unit/_153_ (net)
                  0.01    0.00    6.33 v gen_encoder_units[1].encoder_unit/_434_/A1 (NAND2_X4)
                  0.01    0.01    6.34 ^ gen_encoder_units[1].encoder_unit/_434_/ZN (NAND2_X4)
     1    5.95                           gen_encoder_units[1].encoder_unit/_154_ (net)
                  0.01    0.00    6.34 ^ gen_encoder_units[1].encoder_unit/_436_/A1 (NAND2_X4)
                  0.01    0.01    6.35 v gen_encoder_units[1].encoder_unit/_436_/ZN (NAND2_X4)
     1    1.05                           gen_encoder_units[1].encoder_unit/_010_ (net)
                  0.01    0.00    6.35 v gen_encoder_units[1].encoder_unit/_458_/D (DFFR_X1)
                                  6.35   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/_458_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                 -3.39   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.60e-03   8.07e-04   3.92e-04   4.80e-03  49.0%
Combinational          2.20e-03   2.35e-03   4.46e-04   5.00e-03  51.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.80e-03   3.16e-03   8.38e-04   9.80e-03 100.0%
                          59.2%      32.2%       8.5%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 45965 u^2 38% utilization.

Elapsed time: 0:05.55[h:]min:sec. CPU time: user 5.19 sys 0.13 (95%). Peak memory: 206008KB.
