-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LDPC_buff is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in : IN STD_LOGIC_VECTOR (7 downto 0);
    reset : IN STD_LOGIC;
    raw_dat0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    raw_dat0_ce0 : OUT STD_LOGIC;
    raw_dat0_we0 : OUT STD_LOGIC;
    raw_dat0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    raw_dat1_ce0 : OUT STD_LOGIC;
    raw_dat1_we0 : OUT STD_LOGIC;
    raw_dat1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    raw_dat2_ce0 : OUT STD_LOGIC;
    raw_dat2_we0 : OUT STD_LOGIC;
    raw_dat2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    raw_dat3_ce0 : OUT STD_LOGIC;
    raw_dat3_we0 : OUT STD_LOGIC;
    raw_dat3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat4_ce0 : OUT STD_LOGIC;
    raw_dat4_we0 : OUT STD_LOGIC;
    raw_dat4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat5_ce0 : OUT STD_LOGIC;
    raw_dat5_we0 : OUT STD_LOGIC;
    raw_dat5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat6_ce0 : OUT STD_LOGIC;
    raw_dat6_we0 : OUT STD_LOGIC;
    raw_dat6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat7_ce0 : OUT STD_LOGIC;
    raw_dat7_we0 : OUT STD_LOGIC;
    raw_dat7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat8_ce0 : OUT STD_LOGIC;
    raw_dat8_we0 : OUT STD_LOGIC;
    raw_dat8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat9_ce0 : OUT STD_LOGIC;
    raw_dat9_we0 : OUT STD_LOGIC;
    raw_dat9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    raw_dat10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    raw_dat10_ce0 : OUT STD_LOGIC;
    raw_dat10_we0 : OUT STD_LOGIC;
    raw_dat10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    numbits_V : IN STD_LOGIC_VECTOR (15 downto 0);
    overrun : OUT STD_LOGIC;
    overrun_ap_vld : OUT STD_LOGIC;
    full : OUT STD_LOGIC;
    full_ap_vld : OUT STD_LOGIC;
    write_r : IN STD_LOGIC;
    deran_V : IN STD_LOGIC_VECTOR (1 downto 0);
    mux : OUT STD_LOGIC;
    decode_done : IN STD_LOGIC;
    decode_start : OUT STD_LOGIC;
    decode_start_ap_vld : OUT STD_LOGIC;
    decode_ready : IN STD_LOGIC;
    decode_done_b : IN STD_LOGIC;
    decode_start_b : OUT STD_LOGIC;
    decode_start_b_ap_vld : OUT STD_LOGIC;
    decode_ready_b : IN STD_LOGIC;
    deran_data : OUT STD_LOGIC_VECTOR (7 downto 0);
    deran_data_ap_vld : OUT STD_LOGIC;
    cur_write_pos_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    cur_write_pos_V_ap_vld : OUT STD_LOGIC;
    out_mux : IN STD_LOGIC );
end;


architecture behav of LDPC_buff is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "LDPC_buff,hls_ip_2016_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.331875,HLS_SYN_LAT=0,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=103,HLS_SYN_LUT=1179}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_FF : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_600 : STD_LOGIC_VECTOR (15 downto 0) := "0000011000000000";
    constant ap_const_lv16_1800 : STD_LOGIC_VECTOR (15 downto 0) := "0001100000000000";
    constant ap_const_lv16_2000 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_const_lv16_1400 : STD_LOGIC_VECTOR (15 downto 0) := "0001010000000000";
    constant ap_const_lv16_800 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_const_lv12_200 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv12_100 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_80 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal write_pos : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ccsds_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_pos : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pos_r : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mem : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal trig : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal irig : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    signal StgValue_87_write_raw_data_fu_556_dat : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat0_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat0_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat1_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat1_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat2_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat2_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat3_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat3_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat4_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat4_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat5_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat5_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat6_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat6_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat7_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat7_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat8_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat8_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat9_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat9_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_87_write_raw_data_fu_556_r_dat10_ce0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat10_we0 : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_r_dat10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_87_write_raw_data_fu_556_mem_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_87_write_raw_data_fu_556_mem_o_ap_vld : STD_LOGIC;
    signal StgValue_87_write_raw_data_fu_556_pos_r_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_dat : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat0_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat0_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat1_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat1_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat2_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat2_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat3_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat3_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat4_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat4_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat5_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat5_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat6_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat6_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat7_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat7_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat8_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat8_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat9_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat9_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_117_write_raw_data_fu_589_r_dat10_ce0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat10_we0 : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_r_dat10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_117_write_raw_data_fu_589_mem_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_117_write_raw_data_fu_589_mem_o_ap_vld : STD_LOGIC;
    signal StgValue_117_write_raw_data_fu_589_pos_r_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_dat : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat0_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat0_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat1_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat1_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat2_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat2_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat3_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat3_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat4_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat4_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat5_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat5_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat6_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat6_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat7_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat7_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat8_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat8_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat9_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat9_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_150_write_raw_data_fu_622_r_dat10_ce0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat10_we0 : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_r_dat10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_150_write_raw_data_fu_622_mem_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_150_write_raw_data_fu_622_mem_o_ap_vld : STD_LOGIC;
    signal StgValue_150_write_raw_data_fu_622_pos_r_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat0_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat0_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat1_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat1_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat2_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat2_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat3_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat3_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat4_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat4_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat5_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat5_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat6_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat6_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat7_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat7_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat8_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat8_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat9_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat9_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal StgValue_173_write_raw_data_fu_655_r_dat10_ce0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat10_we0 : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_r_dat10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_173_write_raw_data_fu_655_mem_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_173_write_raw_data_fu_655_mem_o_ap_vld : STD_LOGIC;
    signal StgValue_173_write_raw_data_fu_655_pos_r_o : STD_LOGIC_VECTOR (15 downto 0);
    signal StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld : STD_LOGIC;
    signal decode_start_flag_5_phi_fu_295_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_read_read_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_read_read_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deran_V_read_read_fu_208_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mux_pos_load_load_fu_710_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_5_phi_fu_309_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_flag_3_phi_fu_323_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_3_phi_fu_337_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_flag_1_phi_fu_351_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_1_phi_fu_365_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ccsds_V_flag_phi_fu_379_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1173_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal decode_start_flag_8_phi_fu_424_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_8_phi_fu_447_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_phi_fu_470_p12 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_in_1_fu_917_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_in_s_fu_1007_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal irig_data_fu_1117_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_assign_phi_fu_491_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ccsds_V_flag_2_phi_fu_504_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ccsds_V_new_2_phi_fu_518_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ccsds_V_new_cast_fu_1202_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal decode_start_flag_s_phi_fu_531_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_s_phi_fu_545_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_852_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal storemerge3_fu_965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge2_fu_1057_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal decode_done_b_read_read_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_done_read_read_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_flag_2_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_2_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_999_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_6_fu_1071_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_cast_cast_fu_810_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSel_fu_824_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond1_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel1_fu_838_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_889_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_fu_893_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_31_cast_fu_903_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_909_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_in_assign_2_fu_689_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_4_cast_fu_931_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_cast_fu_927_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_5_fu_935_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_959_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_979_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_fu_983_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_25_cast_fu_993_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_695_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_3_cast_fu_1021_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_cast_fu_1017_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_4_fu_1025_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_1043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_1091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1075_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_s_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_2_cast_fu_1131_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_cast_fu_1127_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_fu_1135_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_4_fu_1147_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal new_bit_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1153_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_6_fu_1163_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_cast_fu_1186_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_15_cast_fu_1182_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_fu_1190_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal decode_start_flag_2_fu_1213_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_decode_ready_fu_1219_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal decode_start_b_flag_2_fu_1226_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_decode_ready_b_fu_1232_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_501 : BOOLEAN;
    signal ap_condition_941 : BOOLEAN;
    signal ap_condition_944 : BOOLEAN;
    signal ap_condition_947 : BOOLEAN;
    signal ap_condition_950 : BOOLEAN;
    signal ap_condition_953 : BOOLEAN;
    signal ap_condition_956 : BOOLEAN;
    signal ap_condition_959 : BOOLEAN;
    signal ap_condition_962 : BOOLEAN;
    signal ap_condition_502 : BOOLEAN;

    component write_raw_data IS
    port (
        dat : IN STD_LOGIC_VECTOR (7 downto 0);
        r_dat0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        r_dat0_ce0 : OUT STD_LOGIC;
        r_dat0_we0 : OUT STD_LOGIC;
        r_dat0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        r_dat1_ce0 : OUT STD_LOGIC;
        r_dat1_we0 : OUT STD_LOGIC;
        r_dat1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        r_dat2_ce0 : OUT STD_LOGIC;
        r_dat2_we0 : OUT STD_LOGIC;
        r_dat2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        r_dat3_ce0 : OUT STD_LOGIC;
        r_dat3_we0 : OUT STD_LOGIC;
        r_dat3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat4_ce0 : OUT STD_LOGIC;
        r_dat4_we0 : OUT STD_LOGIC;
        r_dat4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat5_ce0 : OUT STD_LOGIC;
        r_dat5_we0 : OUT STD_LOGIC;
        r_dat5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat6_ce0 : OUT STD_LOGIC;
        r_dat6_we0 : OUT STD_LOGIC;
        r_dat6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat7_ce0 : OUT STD_LOGIC;
        r_dat7_we0 : OUT STD_LOGIC;
        r_dat7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat8_ce0 : OUT STD_LOGIC;
        r_dat8_we0 : OUT STD_LOGIC;
        r_dat8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat9_ce0 : OUT STD_LOGIC;
        r_dat9_we0 : OUT STD_LOGIC;
        r_dat9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        r_dat10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        r_dat10_ce0 : OUT STD_LOGIC;
        r_dat10_we0 : OUT STD_LOGIC;
        r_dat10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        mem_i : IN STD_LOGIC_VECTOR (15 downto 0);
        mem_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        mem_o_ap_vld : OUT STD_LOGIC;
        pos_r_i : IN STD_LOGIC_VECTOR (15 downto 0);
        pos_r_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        pos_r_o_ap_vld : OUT STD_LOGIC;
        trig : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    StgValue_87_write_raw_data_fu_556 : component write_raw_data
    port map (
        dat => StgValue_87_write_raw_data_fu_556_dat,
        r_dat0_address0 => StgValue_87_write_raw_data_fu_556_r_dat0_address0,
        r_dat0_ce0 => StgValue_87_write_raw_data_fu_556_r_dat0_ce0,
        r_dat0_we0 => StgValue_87_write_raw_data_fu_556_r_dat0_we0,
        r_dat0_d0 => StgValue_87_write_raw_data_fu_556_r_dat0_d0,
        r_dat1_address0 => StgValue_87_write_raw_data_fu_556_r_dat1_address0,
        r_dat1_ce0 => StgValue_87_write_raw_data_fu_556_r_dat1_ce0,
        r_dat1_we0 => StgValue_87_write_raw_data_fu_556_r_dat1_we0,
        r_dat1_d0 => StgValue_87_write_raw_data_fu_556_r_dat1_d0,
        r_dat2_address0 => StgValue_87_write_raw_data_fu_556_r_dat2_address0,
        r_dat2_ce0 => StgValue_87_write_raw_data_fu_556_r_dat2_ce0,
        r_dat2_we0 => StgValue_87_write_raw_data_fu_556_r_dat2_we0,
        r_dat2_d0 => StgValue_87_write_raw_data_fu_556_r_dat2_d0,
        r_dat3_address0 => StgValue_87_write_raw_data_fu_556_r_dat3_address0,
        r_dat3_ce0 => StgValue_87_write_raw_data_fu_556_r_dat3_ce0,
        r_dat3_we0 => StgValue_87_write_raw_data_fu_556_r_dat3_we0,
        r_dat3_d0 => StgValue_87_write_raw_data_fu_556_r_dat3_d0,
        r_dat4_address0 => StgValue_87_write_raw_data_fu_556_r_dat4_address0,
        r_dat4_ce0 => StgValue_87_write_raw_data_fu_556_r_dat4_ce0,
        r_dat4_we0 => StgValue_87_write_raw_data_fu_556_r_dat4_we0,
        r_dat4_d0 => StgValue_87_write_raw_data_fu_556_r_dat4_d0,
        r_dat5_address0 => StgValue_87_write_raw_data_fu_556_r_dat5_address0,
        r_dat5_ce0 => StgValue_87_write_raw_data_fu_556_r_dat5_ce0,
        r_dat5_we0 => StgValue_87_write_raw_data_fu_556_r_dat5_we0,
        r_dat5_d0 => StgValue_87_write_raw_data_fu_556_r_dat5_d0,
        r_dat6_address0 => StgValue_87_write_raw_data_fu_556_r_dat6_address0,
        r_dat6_ce0 => StgValue_87_write_raw_data_fu_556_r_dat6_ce0,
        r_dat6_we0 => StgValue_87_write_raw_data_fu_556_r_dat6_we0,
        r_dat6_d0 => StgValue_87_write_raw_data_fu_556_r_dat6_d0,
        r_dat7_address0 => StgValue_87_write_raw_data_fu_556_r_dat7_address0,
        r_dat7_ce0 => StgValue_87_write_raw_data_fu_556_r_dat7_ce0,
        r_dat7_we0 => StgValue_87_write_raw_data_fu_556_r_dat7_we0,
        r_dat7_d0 => StgValue_87_write_raw_data_fu_556_r_dat7_d0,
        r_dat8_address0 => StgValue_87_write_raw_data_fu_556_r_dat8_address0,
        r_dat8_ce0 => StgValue_87_write_raw_data_fu_556_r_dat8_ce0,
        r_dat8_we0 => StgValue_87_write_raw_data_fu_556_r_dat8_we0,
        r_dat8_d0 => StgValue_87_write_raw_data_fu_556_r_dat8_d0,
        r_dat9_address0 => StgValue_87_write_raw_data_fu_556_r_dat9_address0,
        r_dat9_ce0 => StgValue_87_write_raw_data_fu_556_r_dat9_ce0,
        r_dat9_we0 => StgValue_87_write_raw_data_fu_556_r_dat9_we0,
        r_dat9_d0 => StgValue_87_write_raw_data_fu_556_r_dat9_d0,
        r_dat10_address0 => StgValue_87_write_raw_data_fu_556_r_dat10_address0,
        r_dat10_ce0 => StgValue_87_write_raw_data_fu_556_r_dat10_ce0,
        r_dat10_we0 => StgValue_87_write_raw_data_fu_556_r_dat10_we0,
        r_dat10_d0 => StgValue_87_write_raw_data_fu_556_r_dat10_d0,
        mem_i => mem,
        mem_o => StgValue_87_write_raw_data_fu_556_mem_o,
        mem_o_ap_vld => StgValue_87_write_raw_data_fu_556_mem_o_ap_vld,
        pos_r_i => pos_r,
        pos_r_o => StgValue_87_write_raw_data_fu_556_pos_r_o,
        pos_r_o_ap_vld => StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld,
        trig => trig);

    StgValue_117_write_raw_data_fu_589 : component write_raw_data
    port map (
        dat => StgValue_117_write_raw_data_fu_589_dat,
        r_dat0_address0 => StgValue_117_write_raw_data_fu_589_r_dat0_address0,
        r_dat0_ce0 => StgValue_117_write_raw_data_fu_589_r_dat0_ce0,
        r_dat0_we0 => StgValue_117_write_raw_data_fu_589_r_dat0_we0,
        r_dat0_d0 => StgValue_117_write_raw_data_fu_589_r_dat0_d0,
        r_dat1_address0 => StgValue_117_write_raw_data_fu_589_r_dat1_address0,
        r_dat1_ce0 => StgValue_117_write_raw_data_fu_589_r_dat1_ce0,
        r_dat1_we0 => StgValue_117_write_raw_data_fu_589_r_dat1_we0,
        r_dat1_d0 => StgValue_117_write_raw_data_fu_589_r_dat1_d0,
        r_dat2_address0 => StgValue_117_write_raw_data_fu_589_r_dat2_address0,
        r_dat2_ce0 => StgValue_117_write_raw_data_fu_589_r_dat2_ce0,
        r_dat2_we0 => StgValue_117_write_raw_data_fu_589_r_dat2_we0,
        r_dat2_d0 => StgValue_117_write_raw_data_fu_589_r_dat2_d0,
        r_dat3_address0 => StgValue_117_write_raw_data_fu_589_r_dat3_address0,
        r_dat3_ce0 => StgValue_117_write_raw_data_fu_589_r_dat3_ce0,
        r_dat3_we0 => StgValue_117_write_raw_data_fu_589_r_dat3_we0,
        r_dat3_d0 => StgValue_117_write_raw_data_fu_589_r_dat3_d0,
        r_dat4_address0 => StgValue_117_write_raw_data_fu_589_r_dat4_address0,
        r_dat4_ce0 => StgValue_117_write_raw_data_fu_589_r_dat4_ce0,
        r_dat4_we0 => StgValue_117_write_raw_data_fu_589_r_dat4_we0,
        r_dat4_d0 => StgValue_117_write_raw_data_fu_589_r_dat4_d0,
        r_dat5_address0 => StgValue_117_write_raw_data_fu_589_r_dat5_address0,
        r_dat5_ce0 => StgValue_117_write_raw_data_fu_589_r_dat5_ce0,
        r_dat5_we0 => StgValue_117_write_raw_data_fu_589_r_dat5_we0,
        r_dat5_d0 => StgValue_117_write_raw_data_fu_589_r_dat5_d0,
        r_dat6_address0 => StgValue_117_write_raw_data_fu_589_r_dat6_address0,
        r_dat6_ce0 => StgValue_117_write_raw_data_fu_589_r_dat6_ce0,
        r_dat6_we0 => StgValue_117_write_raw_data_fu_589_r_dat6_we0,
        r_dat6_d0 => StgValue_117_write_raw_data_fu_589_r_dat6_d0,
        r_dat7_address0 => StgValue_117_write_raw_data_fu_589_r_dat7_address0,
        r_dat7_ce0 => StgValue_117_write_raw_data_fu_589_r_dat7_ce0,
        r_dat7_we0 => StgValue_117_write_raw_data_fu_589_r_dat7_we0,
        r_dat7_d0 => StgValue_117_write_raw_data_fu_589_r_dat7_d0,
        r_dat8_address0 => StgValue_117_write_raw_data_fu_589_r_dat8_address0,
        r_dat8_ce0 => StgValue_117_write_raw_data_fu_589_r_dat8_ce0,
        r_dat8_we0 => StgValue_117_write_raw_data_fu_589_r_dat8_we0,
        r_dat8_d0 => StgValue_117_write_raw_data_fu_589_r_dat8_d0,
        r_dat9_address0 => StgValue_117_write_raw_data_fu_589_r_dat9_address0,
        r_dat9_ce0 => StgValue_117_write_raw_data_fu_589_r_dat9_ce0,
        r_dat9_we0 => StgValue_117_write_raw_data_fu_589_r_dat9_we0,
        r_dat9_d0 => StgValue_117_write_raw_data_fu_589_r_dat9_d0,
        r_dat10_address0 => StgValue_117_write_raw_data_fu_589_r_dat10_address0,
        r_dat10_ce0 => StgValue_117_write_raw_data_fu_589_r_dat10_ce0,
        r_dat10_we0 => StgValue_117_write_raw_data_fu_589_r_dat10_we0,
        r_dat10_d0 => StgValue_117_write_raw_data_fu_589_r_dat10_d0,
        mem_i => mem,
        mem_o => StgValue_117_write_raw_data_fu_589_mem_o,
        mem_o_ap_vld => StgValue_117_write_raw_data_fu_589_mem_o_ap_vld,
        pos_r_i => pos_r,
        pos_r_o => StgValue_117_write_raw_data_fu_589_pos_r_o,
        pos_r_o_ap_vld => StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld,
        trig => trig);

    StgValue_150_write_raw_data_fu_622 : component write_raw_data
    port map (
        dat => StgValue_150_write_raw_data_fu_622_dat,
        r_dat0_address0 => StgValue_150_write_raw_data_fu_622_r_dat0_address0,
        r_dat0_ce0 => StgValue_150_write_raw_data_fu_622_r_dat0_ce0,
        r_dat0_we0 => StgValue_150_write_raw_data_fu_622_r_dat0_we0,
        r_dat0_d0 => StgValue_150_write_raw_data_fu_622_r_dat0_d0,
        r_dat1_address0 => StgValue_150_write_raw_data_fu_622_r_dat1_address0,
        r_dat1_ce0 => StgValue_150_write_raw_data_fu_622_r_dat1_ce0,
        r_dat1_we0 => StgValue_150_write_raw_data_fu_622_r_dat1_we0,
        r_dat1_d0 => StgValue_150_write_raw_data_fu_622_r_dat1_d0,
        r_dat2_address0 => StgValue_150_write_raw_data_fu_622_r_dat2_address0,
        r_dat2_ce0 => StgValue_150_write_raw_data_fu_622_r_dat2_ce0,
        r_dat2_we0 => StgValue_150_write_raw_data_fu_622_r_dat2_we0,
        r_dat2_d0 => StgValue_150_write_raw_data_fu_622_r_dat2_d0,
        r_dat3_address0 => StgValue_150_write_raw_data_fu_622_r_dat3_address0,
        r_dat3_ce0 => StgValue_150_write_raw_data_fu_622_r_dat3_ce0,
        r_dat3_we0 => StgValue_150_write_raw_data_fu_622_r_dat3_we0,
        r_dat3_d0 => StgValue_150_write_raw_data_fu_622_r_dat3_d0,
        r_dat4_address0 => StgValue_150_write_raw_data_fu_622_r_dat4_address0,
        r_dat4_ce0 => StgValue_150_write_raw_data_fu_622_r_dat4_ce0,
        r_dat4_we0 => StgValue_150_write_raw_data_fu_622_r_dat4_we0,
        r_dat4_d0 => StgValue_150_write_raw_data_fu_622_r_dat4_d0,
        r_dat5_address0 => StgValue_150_write_raw_data_fu_622_r_dat5_address0,
        r_dat5_ce0 => StgValue_150_write_raw_data_fu_622_r_dat5_ce0,
        r_dat5_we0 => StgValue_150_write_raw_data_fu_622_r_dat5_we0,
        r_dat5_d0 => StgValue_150_write_raw_data_fu_622_r_dat5_d0,
        r_dat6_address0 => StgValue_150_write_raw_data_fu_622_r_dat6_address0,
        r_dat6_ce0 => StgValue_150_write_raw_data_fu_622_r_dat6_ce0,
        r_dat6_we0 => StgValue_150_write_raw_data_fu_622_r_dat6_we0,
        r_dat6_d0 => StgValue_150_write_raw_data_fu_622_r_dat6_d0,
        r_dat7_address0 => StgValue_150_write_raw_data_fu_622_r_dat7_address0,
        r_dat7_ce0 => StgValue_150_write_raw_data_fu_622_r_dat7_ce0,
        r_dat7_we0 => StgValue_150_write_raw_data_fu_622_r_dat7_we0,
        r_dat7_d0 => StgValue_150_write_raw_data_fu_622_r_dat7_d0,
        r_dat8_address0 => StgValue_150_write_raw_data_fu_622_r_dat8_address0,
        r_dat8_ce0 => StgValue_150_write_raw_data_fu_622_r_dat8_ce0,
        r_dat8_we0 => StgValue_150_write_raw_data_fu_622_r_dat8_we0,
        r_dat8_d0 => StgValue_150_write_raw_data_fu_622_r_dat8_d0,
        r_dat9_address0 => StgValue_150_write_raw_data_fu_622_r_dat9_address0,
        r_dat9_ce0 => StgValue_150_write_raw_data_fu_622_r_dat9_ce0,
        r_dat9_we0 => StgValue_150_write_raw_data_fu_622_r_dat9_we0,
        r_dat9_d0 => StgValue_150_write_raw_data_fu_622_r_dat9_d0,
        r_dat10_address0 => StgValue_150_write_raw_data_fu_622_r_dat10_address0,
        r_dat10_ce0 => StgValue_150_write_raw_data_fu_622_r_dat10_ce0,
        r_dat10_we0 => StgValue_150_write_raw_data_fu_622_r_dat10_we0,
        r_dat10_d0 => StgValue_150_write_raw_data_fu_622_r_dat10_d0,
        mem_i => mem,
        mem_o => StgValue_150_write_raw_data_fu_622_mem_o,
        mem_o_ap_vld => StgValue_150_write_raw_data_fu_622_mem_o_ap_vld,
        pos_r_i => pos_r,
        pos_r_o => StgValue_150_write_raw_data_fu_622_pos_r_o,
        pos_r_o_ap_vld => StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld,
        trig => trig);

    StgValue_173_write_raw_data_fu_655 : component write_raw_data
    port map (
        dat => data_in,
        r_dat0_address0 => StgValue_173_write_raw_data_fu_655_r_dat0_address0,
        r_dat0_ce0 => StgValue_173_write_raw_data_fu_655_r_dat0_ce0,
        r_dat0_we0 => StgValue_173_write_raw_data_fu_655_r_dat0_we0,
        r_dat0_d0 => StgValue_173_write_raw_data_fu_655_r_dat0_d0,
        r_dat1_address0 => StgValue_173_write_raw_data_fu_655_r_dat1_address0,
        r_dat1_ce0 => StgValue_173_write_raw_data_fu_655_r_dat1_ce0,
        r_dat1_we0 => StgValue_173_write_raw_data_fu_655_r_dat1_we0,
        r_dat1_d0 => StgValue_173_write_raw_data_fu_655_r_dat1_d0,
        r_dat2_address0 => StgValue_173_write_raw_data_fu_655_r_dat2_address0,
        r_dat2_ce0 => StgValue_173_write_raw_data_fu_655_r_dat2_ce0,
        r_dat2_we0 => StgValue_173_write_raw_data_fu_655_r_dat2_we0,
        r_dat2_d0 => StgValue_173_write_raw_data_fu_655_r_dat2_d0,
        r_dat3_address0 => StgValue_173_write_raw_data_fu_655_r_dat3_address0,
        r_dat3_ce0 => StgValue_173_write_raw_data_fu_655_r_dat3_ce0,
        r_dat3_we0 => StgValue_173_write_raw_data_fu_655_r_dat3_we0,
        r_dat3_d0 => StgValue_173_write_raw_data_fu_655_r_dat3_d0,
        r_dat4_address0 => StgValue_173_write_raw_data_fu_655_r_dat4_address0,
        r_dat4_ce0 => StgValue_173_write_raw_data_fu_655_r_dat4_ce0,
        r_dat4_we0 => StgValue_173_write_raw_data_fu_655_r_dat4_we0,
        r_dat4_d0 => StgValue_173_write_raw_data_fu_655_r_dat4_d0,
        r_dat5_address0 => StgValue_173_write_raw_data_fu_655_r_dat5_address0,
        r_dat5_ce0 => StgValue_173_write_raw_data_fu_655_r_dat5_ce0,
        r_dat5_we0 => StgValue_173_write_raw_data_fu_655_r_dat5_we0,
        r_dat5_d0 => StgValue_173_write_raw_data_fu_655_r_dat5_d0,
        r_dat6_address0 => StgValue_173_write_raw_data_fu_655_r_dat6_address0,
        r_dat6_ce0 => StgValue_173_write_raw_data_fu_655_r_dat6_ce0,
        r_dat6_we0 => StgValue_173_write_raw_data_fu_655_r_dat6_we0,
        r_dat6_d0 => StgValue_173_write_raw_data_fu_655_r_dat6_d0,
        r_dat7_address0 => StgValue_173_write_raw_data_fu_655_r_dat7_address0,
        r_dat7_ce0 => StgValue_173_write_raw_data_fu_655_r_dat7_ce0,
        r_dat7_we0 => StgValue_173_write_raw_data_fu_655_r_dat7_we0,
        r_dat7_d0 => StgValue_173_write_raw_data_fu_655_r_dat7_d0,
        r_dat8_address0 => StgValue_173_write_raw_data_fu_655_r_dat8_address0,
        r_dat8_ce0 => StgValue_173_write_raw_data_fu_655_r_dat8_ce0,
        r_dat8_we0 => StgValue_173_write_raw_data_fu_655_r_dat8_we0,
        r_dat8_d0 => StgValue_173_write_raw_data_fu_655_r_dat8_d0,
        r_dat9_address0 => StgValue_173_write_raw_data_fu_655_r_dat9_address0,
        r_dat9_ce0 => StgValue_173_write_raw_data_fu_655_r_dat9_ce0,
        r_dat9_we0 => StgValue_173_write_raw_data_fu_655_r_dat9_we0,
        r_dat9_d0 => StgValue_173_write_raw_data_fu_655_r_dat9_d0,
        r_dat10_address0 => StgValue_173_write_raw_data_fu_655_r_dat10_address0,
        r_dat10_ce0 => StgValue_173_write_raw_data_fu_655_r_dat10_ce0,
        r_dat10_we0 => StgValue_173_write_raw_data_fu_655_r_dat10_we0,
        r_dat10_d0 => StgValue_173_write_raw_data_fu_655_r_dat10_d0,
        mem_i => mem,
        mem_o => StgValue_173_write_raw_data_fu_655_mem_o,
        mem_o_ap_vld => StgValue_173_write_raw_data_fu_655_mem_o_ap_vld,
        pos_r_i => pos_r,
        pos_r_o => StgValue_173_write_raw_data_fu_655_pos_r_o,
        pos_r_o_ap_vld => StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld,
        trig => trig);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    irig_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_501 = ap_const_boolean_1)) then
                if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                    irig <= storemerge2_fu_1057_p3;
                elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                    irig <= storemerge3_fu_965_p3;
                end if;
            end if; 
        end if;
    end process;

    mem_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                if ((ap_const_lv1_0 = reset_read_read_fu_226_p2)) then 
                    mem <= ap_const_lv16_0;
                elsif ((ap_condition_950 = ap_const_boolean_1)) then 
                    mem <= StgValue_173_write_raw_data_fu_655_mem_o;
                elsif ((ap_condition_947 = ap_const_boolean_1)) then 
                    mem <= StgValue_150_write_raw_data_fu_622_mem_o;
                elsif ((ap_condition_944 = ap_const_boolean_1)) then 
                    mem <= StgValue_117_write_raw_data_fu_589_mem_o;
                elsif ((ap_condition_941 = ap_const_boolean_1)) then 
                    mem <= StgValue_87_write_raw_data_fu_556_mem_o;
                end if;
            end if; 
        end if;
    end process;

    pos_r_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                if ((ap_const_lv1_0 = reset_read_read_fu_226_p2)) then 
                    pos_r <= ap_const_lv16_0;
                elsif ((ap_condition_962 = ap_const_boolean_1)) then 
                    pos_r <= StgValue_173_write_raw_data_fu_655_pos_r_o;
                elsif ((ap_condition_959 = ap_const_boolean_1)) then 
                    pos_r <= StgValue_150_write_raw_data_fu_622_pos_r_o;
                elsif ((ap_condition_956 = ap_const_boolean_1)) then 
                    pos_r <= StgValue_117_write_raw_data_fu_589_pos_r_o;
                elsif ((ap_condition_953 = ap_const_boolean_1)) then 
                    pos_r <= StgValue_87_write_raw_data_fu_556_pos_r_o;
                end if;
            end if; 
        end if;
    end process;

    write_pos_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                if ((not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
                    write_pos <= tmp_s_fu_872_p2;
                elsif ((ap_const_lv1_0 = reset_read_read_fu_226_p2)) then 
                    write_pos <= ap_const_lv16_FFFF;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = ccsds_V_flag_2_phi_fu_504_p6)))) then
                ccsds_V <= ccsds_V_new_2_phi_fu_518_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = reset_read_read_fu_226_p2))) then
                mux_pos <= (0=>out_mux, others=>'-');
                    trig(11 downto 7) <= newSel2_fu_852_p3(11 downto 7);
            end if;
        end if;
    end process;
    trig(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    StgValue_117_write_raw_data_fu_589_dat <= 
        grp_fu_695_p2 when (tmp_11_fu_999_p3(0) = '1') else 
        data_in;
    StgValue_150_write_raw_data_fu_622_dat <= 
        grp_fu_695_p2 when (r_V_6_fu_1071_p1(0) = '1') else 
        data_in;
    StgValue_87_write_raw_data_fu_556_dat <= 
        data_in_assign_2_fu_689_p2 when (tmp_13_fu_909_p3(0) = '1') else 
        data_in;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);

    ap_condition_501_assign_proc : process(ap_start, ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2)
    begin
                ap_condition_501 <= ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)));
    end process;


    ap_condition_502_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2)
    begin
                ap_condition_502 <= ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)));
    end process;


    ap_condition_941_assign_proc : process(StgValue_87_write_raw_data_fu_556_mem_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_941 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and (ap_const_logic_1 = StgValue_87_write_raw_data_fu_556_mem_o_ap_vld));
    end process;


    ap_condition_944_assign_proc : process(StgValue_117_write_raw_data_fu_589_mem_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_944 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and (ap_const_logic_1 = StgValue_117_write_raw_data_fu_589_mem_o_ap_vld));
    end process;


    ap_condition_947_assign_proc : process(StgValue_150_write_raw_data_fu_622_mem_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_947 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and (ap_const_logic_1 = StgValue_150_write_raw_data_fu_622_mem_o_ap_vld));
    end process;


    ap_condition_950_assign_proc : process(StgValue_173_write_raw_data_fu_655_mem_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_950 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and (ap_const_logic_1 = StgValue_173_write_raw_data_fu_655_mem_o_ap_vld));
    end process;


    ap_condition_953_assign_proc : process(StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_953 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and (ap_const_logic_1 = StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld));
    end process;


    ap_condition_956_assign_proc : process(StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_956 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and (ap_const_logic_1 = StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld));
    end process;


    ap_condition_959_assign_proc : process(StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_959 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and (ap_const_logic_1 = StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld));
    end process;


    ap_condition_962_assign_proc : process(StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2)
    begin
                ap_condition_962 <= (not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and (ap_const_logic_1 = StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ccsds_V_flag_2_phi_fu_504_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, ccsds_V_flag_phi_fu_379_p12)
    begin
        if ((ap_CS_fsm_state1 = ap_const_lv1_1)) then
            if ((not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and (ap_const_lv1_0 = write_read_read_fu_214_p2))) then 
                ccsds_V_flag_2_phi_fu_504_p6 <= ap_const_lv1_0;
            elsif ((not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
                ccsds_V_flag_2_phi_fu_504_p6 <= ccsds_V_flag_phi_fu_379_p12;
            elsif ((ap_const_lv1_0 = reset_read_read_fu_226_p2)) then 
                ccsds_V_flag_2_phi_fu_504_p6 <= ap_const_lv1_1;
            else 
                ccsds_V_flag_2_phi_fu_504_p6 <= "X";
            end if;
        else 
            ccsds_V_flag_2_phi_fu_504_p6 <= "X";
        end if; 
    end process;


    ccsds_V_flag_phi_fu_379_p12_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_17_fu_1196_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1))) then 
            ccsds_V_flag_phi_fu_379_p12 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_17_fu_1196_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))))) then 
            ccsds_V_flag_phi_fu_379_p12 <= ap_const_lv1_0;
        else 
            ccsds_V_flag_phi_fu_379_p12 <= "X";
        end if; 
    end process;


    ccsds_V_new_2_phi_fu_518_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, ccsds_V_new_cast_fu_1202_p1)
    begin
        if ((ap_CS_fsm_state1 = ap_const_lv1_1)) then
            if ((not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
                ccsds_V_new_2_phi_fu_518_p6 <= ccsds_V_new_cast_fu_1202_p1;
            elsif ((ap_const_lv1_0 = reset_read_read_fu_226_p2)) then 
                ccsds_V_new_2_phi_fu_518_p6 <= ap_const_lv16_FF;
            else 
                ccsds_V_new_2_phi_fu_518_p6 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            ccsds_V_new_2_phi_fu_518_p6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ccsds_V_new_cast_fu_1202_p1 <= std_logic_vector(resize(unsigned(tmp_7_fu_1173_p3),16));
    cur_write_pos_V <= val_assign_phi_fu_491_p6;

    cur_write_pos_V_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
            cur_write_pos_V_ap_vld <= ap_const_logic_1;
        else 
            cur_write_pos_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    data_in_1_fu_917_p3 <= 
        data_in_assign_2_fu_689_p2 when (tmp_13_fu_909_p3(0) = '1') else 
        data_in;
    data_in_assign_2_fu_689_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(data_in));
    data_in_s_fu_1007_p3 <= 
        grp_fu_695_p2 when (tmp_11_fu_999_p3(0) = '1') else 
        data_in;
    decode_done_b_read_read_fu_190_p2 <= (0=>decode_done_b, others=>'-');
    decode_done_read_read_fu_202_p2 <= (0=>decode_done, others=>'-');
    decode_start <= (not_decode_ready_fu_1219_p0(0) xor ap_const_logic_1);

    decode_start_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, decode_start_flag_2_fu_1213_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = decode_start_flag_2_fu_1213_p2)))) then 
            decode_start_ap_vld <= ap_const_logic_1;
        else 
            decode_start_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    decode_start_b <= (not_decode_ready_b_fu_1232_p0(0) xor ap_const_logic_1);

    decode_start_b_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, decode_start_b_flag_2_fu_1226_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = decode_start_b_flag_2_fu_1226_p2)))) then 
            decode_start_b_ap_vld <= ap_const_logic_1;
        else 
            decode_start_b_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    decode_start_b_flag_1_phi_fu_365_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_18_fu_1141_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2)))) then 
            decode_start_b_flag_1_phi_fu_365_p6 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_18_fu_1141_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2))))) then 
            decode_start_b_flag_1_phi_fu_365_p6 <= ap_const_lv1_0;
        else 
            decode_start_b_flag_1_phi_fu_365_p6 <= "X";
        end if; 
    end process;

    decode_start_b_flag_2_fu_1226_p1 <= (0=>decode_ready_b, others=>'-');
    decode_start_b_flag_2_fu_1226_p2 <= (decode_start_b_flag_s_phi_fu_545_p6 or decode_start_b_flag_2_fu_1226_p1);

    decode_start_b_flag_3_phi_fu_337_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_19_fu_1031_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2)))) then 
            decode_start_b_flag_3_phi_fu_337_p6 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_19_fu_1031_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2))))) then 
            decode_start_b_flag_3_phi_fu_337_p6 <= ap_const_lv1_0;
        else 
            decode_start_b_flag_3_phi_fu_337_p6 <= "X";
        end if; 
    end process;


    decode_start_b_flag_5_phi_fu_309_p6_assign_proc : process(ap_CS_fsm_state1, tmp_20_fu_941_p2, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)))) then 
            decode_start_b_flag_5_phi_fu_309_p6 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_20_fu_941_p2) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)))) then 
            decode_start_b_flag_5_phi_fu_309_p6 <= ap_const_lv1_0;
        else 
            decode_start_b_flag_5_phi_fu_309_p6 <= "X";
        end if; 
    end process;


    decode_start_b_flag_8_phi_fu_447_p12_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, decode_start_b_flag_5_phi_fu_309_p6, decode_start_b_flag_3_phi_fu_337_p6, decode_start_b_flag_1_phi_fu_365_p6, tmp_17_fu_1196_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2)))) then 
            decode_start_b_flag_8_phi_fu_447_p12 <= ap_const_lv1_1;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1))) then 
            decode_start_b_flag_8_phi_fu_447_p12 <= decode_start_b_flag_1_phi_fu_365_p6;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2))) then 
            decode_start_b_flag_8_phi_fu_447_p12 <= decode_start_b_flag_3_phi_fu_337_p6;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3))) then 
            decode_start_b_flag_8_phi_fu_447_p12 <= decode_start_b_flag_5_phi_fu_309_p6;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_17_fu_1196_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))))) then 
            decode_start_b_flag_8_phi_fu_447_p12 <= ap_const_lv1_0;
        else 
            decode_start_b_flag_8_phi_fu_447_p12 <= "X";
        end if; 
    end process;


    decode_start_b_flag_s_phi_fu_545_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, decode_start_b_flag_8_phi_fu_447_p12)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
            decode_start_b_flag_s_phi_fu_545_p6 <= decode_start_b_flag_8_phi_fu_447_p12;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and (ap_const_lv1_0 = reset_read_read_fu_226_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and (ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
            decode_start_b_flag_s_phi_fu_545_p6 <= ap_const_lv1_0;
        else 
            decode_start_b_flag_s_phi_fu_545_p6 <= "X";
        end if; 
    end process;


    decode_start_flag_1_phi_fu_351_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_18_fu_1141_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2)))) then 
            decode_start_flag_1_phi_fu_351_p6 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_18_fu_1141_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2))))) then 
            decode_start_flag_1_phi_fu_351_p6 <= ap_const_lv1_0;
        else 
            decode_start_flag_1_phi_fu_351_p6 <= "X";
        end if; 
    end process;

    decode_start_flag_2_fu_1213_p1 <= (0=>decode_ready, others=>'-');
    decode_start_flag_2_fu_1213_p2 <= (decode_start_flag_s_phi_fu_531_p6 or decode_start_flag_2_fu_1213_p1);

    decode_start_flag_3_phi_fu_323_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_19_fu_1031_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2)))) then 
            decode_start_flag_3_phi_fu_323_p6 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_19_fu_1031_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2))))) then 
            decode_start_flag_3_phi_fu_323_p6 <= ap_const_lv1_0;
        else 
            decode_start_flag_3_phi_fu_323_p6 <= "X";
        end if; 
    end process;


    decode_start_flag_5_phi_fu_295_p6_assign_proc : process(ap_CS_fsm_state1, tmp_20_fu_941_p2, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1))) then 
            decode_start_flag_5_phi_fu_295_p6 <= ap_const_lv1_1;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_20_fu_941_p2) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1))))) then 
            decode_start_flag_5_phi_fu_295_p6 <= ap_const_lv1_0;
        else 
            decode_start_flag_5_phi_fu_295_p6 <= "X";
        end if; 
    end process;


    decode_start_flag_8_phi_fu_424_p12_assign_proc : process(ap_CS_fsm_state1, decode_start_flag_5_phi_fu_295_p6, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, decode_start_flag_3_phi_fu_323_p6, decode_start_flag_1_phi_fu_351_p6, tmp_17_fu_1196_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2)))) then 
            decode_start_flag_8_phi_fu_424_p12 <= ap_const_lv1_1;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1))) then 
            decode_start_flag_8_phi_fu_424_p12 <= decode_start_flag_1_phi_fu_351_p6;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2))) then 
            decode_start_flag_8_phi_fu_424_p12 <= decode_start_flag_3_phi_fu_323_p6;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3))) then 
            decode_start_flag_8_phi_fu_424_p12 <= decode_start_flag_5_phi_fu_295_p6;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_17_fu_1196_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))))) then 
            decode_start_flag_8_phi_fu_424_p12 <= ap_const_lv1_0;
        else 
            decode_start_flag_8_phi_fu_424_p12 <= "X";
        end if; 
    end process;


    decode_start_flag_s_phi_fu_531_p6_assign_proc : process(ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, decode_start_flag_8_phi_fu_424_p12)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
            decode_start_flag_s_phi_fu_531_p6 <= decode_start_flag_8_phi_fu_424_p12;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and (ap_const_lv1_0 = reset_read_read_fu_226_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and (ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
            decode_start_flag_s_phi_fu_531_p6 <= ap_const_lv1_0;
        else 
            decode_start_flag_s_phi_fu_531_p6 <= "X";
        end if; 
    end process;

    deran_V_read_read_fu_208_p2 <= deran_V;
    deran_data <= p_3_phi_fu_470_p12;

    deran_data_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, reset_read_read_fu_226_p2, write_read_read_fu_214_p2)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
            deran_data_ap_vld <= ap_const_logic_1;
        else 
            deran_data_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    full_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_20_fu_941_p2, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, tmp_19_fu_1031_p2, tmp_18_fu_1141_p2, tmp_17_fu_1196_p2)
    begin
        if ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))))) then 
            full <= ap_const_logic_1;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = reset_read_read_fu_226_p2))) then 
            full <= ap_const_logic_0;
        else 
            full <= 'X';
        end if; 
    end process;


    full_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_20_fu_941_p2, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, tmp_19_fu_1031_p2, tmp_18_fu_1141_p2, tmp_17_fu_1196_p2)
    begin
        if ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = reset_read_read_fu_226_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))))) then 
            full_ap_vld <= ap_const_logic_1;
        else 
            full_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_695_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(data_in));
    irig_data_fu_1117_p3 <= 
        grp_fu_695_p2 when (r_V_6_fu_1071_p1(0) = '1') else 
        data_in;
    lhs_V_2_cast_fu_1131_p1 <= std_logic_vector(resize(unsigned(numbits_V),17));
    lhs_V_3_cast_fu_1021_p1 <= std_logic_vector(resize(unsigned(numbits_V),17));
    lhs_V_4_cast_fu_931_p1 <= std_logic_vector(resize(unsigned(numbits_V),17));
    lhs_V_cast_fu_1186_p1 <= std_logic_vector(resize(unsigned(numbits_V),17));
    mux <= out_mux;
    mux_pos_load_load_fu_710_p1 <= mux_pos;
    newSel1_fu_838_p3 <= 
        newSel_cast_cast_fu_810_p3 when (or_cond_fu_818_p2(0) = '1') else 
        newSel_fu_824_p3;
    newSel2_fu_852_p3 <= 
        newSel1_fu_838_p3 when (or_cond2_fu_846_p2(0) = '1') else 
        ap_const_lv12_80;
    newSel_cast_cast_fu_810_p3 <= 
        ap_const_lv12_200 when (sel_tmp8_fu_804_p2(0) = '1') else 
        ap_const_lv12_400;
    newSel_fu_824_p3 <= 
        ap_const_lv12_100 when (sel_tmp5_fu_768_p2(0) = '1') else 
        ap_const_lv12_800;
    new_bit_fu_1111_p2 <= (r_V_s_fu_1105_p2 xor tmp1_fu_1099_p2);
    not_decode_ready_b_fu_1232_p0 <= (0=>decode_ready_b, others=>'-');
    not_decode_ready_fu_1219_p0 <= (0=>decode_ready, others=>'-');
    or_cond1_fu_832_p2 <= (sel_tmp5_fu_768_p2 or tmp_16_fu_744_p2);
    or_cond2_fu_846_p2 <= (or_cond_fu_818_p2 or or_cond1_fu_832_p2);
    or_cond_fu_818_p2 <= (sel_tmp8_fu_804_p2 or sel_tmp1_fu_786_p2);

    overrun_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_20_fu_941_p2, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_19_fu_1031_p2, tmp_18_fu_1141_p2, tmp_17_fu_1196_p2, decode_done_b_read_read_fu_190_p2, decode_done_read_read_fu_202_p2)
    begin
        if ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2)) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2)) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2)) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)))) then 
            overrun <= ap_const_logic_1;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = reset_read_read_fu_226_p2))) then 
            overrun <= ap_const_logic_0;
        else 
            overrun <= 'X';
        end if; 
    end process;


    overrun_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_20_fu_941_p2, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_19_fu_1031_p2, tmp_18_fu_1141_p2, tmp_17_fu_1196_p2, decode_done_b_read_read_fu_190_p2, decode_done_read_read_fu_202_p2)
    begin
        if ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = reset_read_read_fu_226_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3) and not((ap_const_lv1_0 = tmp_20_fu_941_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2)) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_19_fu_1031_p2)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2)) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_18_fu_1141_p2)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2)) and (ap_const_lv1_0 = decode_done_b_read_read_fu_190_p2)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2)) and (ap_const_lv1_0 = decode_done_read_read_fu_202_p2)))) then 
            overrun_ap_vld <= ap_const_logic_1;
        else 
            overrun_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_3_phi_fu_470_p12_assign_proc : process(ap_CS_fsm_state1, data_in, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, deran_V_read_read_fu_208_p2, mux_pos_load_load_fu_710_p1, tmp_17_fu_1196_p2, data_in_1_fu_917_p3, data_in_s_fu_1007_p3, irig_data_fu_1117_p3)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_1))) then 
            p_3_phi_fu_470_p12 <= irig_data_fu_1117_p3;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_2))) then 
            p_3_phi_fu_470_p12 <= data_in_s_fu_1007_p3;
        elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_3))) then 
            p_3_phi_fu_470_p12 <= data_in_1_fu_917_p3;
        elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = tmp_17_fu_1196_p2) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and (ap_const_lv1_0 = mux_pos_load_load_fu_710_p1) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))) or ((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)) and not((ap_const_lv1_0 = mux_pos_load_load_fu_710_p1)) and (deran_V_read_read_fu_208_p2 = ap_const_lv2_0) and not((ap_const_lv1_0 = tmp_17_fu_1196_p2))))) then 
            p_3_phi_fu_470_p12 <= data_in;
        else 
            p_3_phi_fu_470_p12 <= "XXXXXXXX";
        end if; 
    end process;

    p_4_fu_1147_p2 <= (ccsds_V or ap_const_lv16_100);
    r_V_3_fu_1135_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(lhs_V_2_cast_fu_1131_p1));
    r_V_4_fu_1025_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(lhs_V_3_cast_fu_1021_p1));
    r_V_5_fu_935_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(lhs_V_4_cast_fu_931_p1));
    r_V_6_fu_1071_p1 <= ccsds_V(1 - 1 downto 0);
    r_V_7_fu_1091_p3 <= ccsds_V(7 downto 7);
    r_V_fu_1190_p2 <= std_logic_vector(unsigned(lhs_V_cast_fu_1186_p1) + unsigned(ap_const_lv17_1FFFF));
    r_V_s_fu_1105_p2 <= (tmp_8_fu_1083_p3 xor tmp_4_fu_1075_p3);

    raw_dat0_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat0_address0, StgValue_117_write_raw_data_fu_589_r_dat0_address0, StgValue_150_write_raw_data_fu_622_r_dat0_address0, StgValue_173_write_raw_data_fu_655_r_dat0_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat0_address0 <= StgValue_173_write_raw_data_fu_655_r_dat0_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat0_address0 <= StgValue_150_write_raw_data_fu_622_r_dat0_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat0_address0 <= StgValue_117_write_raw_data_fu_589_r_dat0_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat0_address0 <= StgValue_87_write_raw_data_fu_556_r_dat0_address0;
            else 
                raw_dat0_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            raw_dat0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    raw_dat0_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat0_ce0, StgValue_117_write_raw_data_fu_589_r_dat0_ce0, StgValue_150_write_raw_data_fu_622_r_dat0_ce0, StgValue_173_write_raw_data_fu_655_r_dat0_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat0_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat0_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat0_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat0_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat0_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat0_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat0_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat0_ce0;
            else 
                raw_dat0_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat0_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat0_d0, StgValue_117_write_raw_data_fu_589_r_dat0_d0, StgValue_150_write_raw_data_fu_622_r_dat0_d0, StgValue_173_write_raw_data_fu_655_r_dat0_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat0_d0 <= StgValue_173_write_raw_data_fu_655_r_dat0_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat0_d0 <= StgValue_150_write_raw_data_fu_622_r_dat0_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat0_d0 <= StgValue_117_write_raw_data_fu_589_r_dat0_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat0_d0 <= StgValue_87_write_raw_data_fu_556_r_dat0_d0;
            else 
                raw_dat0_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat0_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat0_we0, StgValue_117_write_raw_data_fu_589_r_dat0_we0, StgValue_150_write_raw_data_fu_622_r_dat0_we0, StgValue_173_write_raw_data_fu_655_r_dat0_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat0_we0 <= StgValue_173_write_raw_data_fu_655_r_dat0_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat0_we0 <= StgValue_150_write_raw_data_fu_622_r_dat0_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat0_we0 <= StgValue_117_write_raw_data_fu_589_r_dat0_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat0_we0 <= StgValue_87_write_raw_data_fu_556_r_dat0_we0;
            else 
                raw_dat0_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat10_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat10_address0, StgValue_117_write_raw_data_fu_589_r_dat10_address0, StgValue_150_write_raw_data_fu_622_r_dat10_address0, StgValue_173_write_raw_data_fu_655_r_dat10_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat10_address0 <= StgValue_173_write_raw_data_fu_655_r_dat10_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat10_address0 <= StgValue_150_write_raw_data_fu_622_r_dat10_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat10_address0 <= StgValue_117_write_raw_data_fu_589_r_dat10_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat10_address0 <= StgValue_87_write_raw_data_fu_556_r_dat10_address0;
            else 
                raw_dat10_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat10_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat10_ce0, StgValue_117_write_raw_data_fu_589_r_dat10_ce0, StgValue_150_write_raw_data_fu_622_r_dat10_ce0, StgValue_173_write_raw_data_fu_655_r_dat10_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat10_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat10_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat10_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat10_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat10_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat10_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat10_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat10_ce0;
            else 
                raw_dat10_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat10_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat10_d0, StgValue_117_write_raw_data_fu_589_r_dat10_d0, StgValue_150_write_raw_data_fu_622_r_dat10_d0, StgValue_173_write_raw_data_fu_655_r_dat10_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat10_d0 <= StgValue_173_write_raw_data_fu_655_r_dat10_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat10_d0 <= StgValue_150_write_raw_data_fu_622_r_dat10_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat10_d0 <= StgValue_117_write_raw_data_fu_589_r_dat10_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat10_d0 <= StgValue_87_write_raw_data_fu_556_r_dat10_d0;
            else 
                raw_dat10_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat10_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat10_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat10_we0, StgValue_117_write_raw_data_fu_589_r_dat10_we0, StgValue_150_write_raw_data_fu_622_r_dat10_we0, StgValue_173_write_raw_data_fu_655_r_dat10_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat10_we0 <= StgValue_173_write_raw_data_fu_655_r_dat10_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat10_we0 <= StgValue_150_write_raw_data_fu_622_r_dat10_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat10_we0 <= StgValue_117_write_raw_data_fu_589_r_dat10_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat10_we0 <= StgValue_87_write_raw_data_fu_556_r_dat10_we0;
            else 
                raw_dat10_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat1_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat1_address0, StgValue_117_write_raw_data_fu_589_r_dat1_address0, StgValue_150_write_raw_data_fu_622_r_dat1_address0, StgValue_173_write_raw_data_fu_655_r_dat1_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat1_address0 <= StgValue_173_write_raw_data_fu_655_r_dat1_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat1_address0 <= StgValue_150_write_raw_data_fu_622_r_dat1_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat1_address0 <= StgValue_117_write_raw_data_fu_589_r_dat1_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat1_address0 <= StgValue_87_write_raw_data_fu_556_r_dat1_address0;
            else 
                raw_dat1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            raw_dat1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    raw_dat1_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat1_ce0, StgValue_117_write_raw_data_fu_589_r_dat1_ce0, StgValue_150_write_raw_data_fu_622_r_dat1_ce0, StgValue_173_write_raw_data_fu_655_r_dat1_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat1_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat1_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat1_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat1_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat1_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat1_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat1_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat1_ce0;
            else 
                raw_dat1_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat1_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat1_d0, StgValue_117_write_raw_data_fu_589_r_dat1_d0, StgValue_150_write_raw_data_fu_622_r_dat1_d0, StgValue_173_write_raw_data_fu_655_r_dat1_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat1_d0 <= StgValue_173_write_raw_data_fu_655_r_dat1_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat1_d0 <= StgValue_150_write_raw_data_fu_622_r_dat1_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat1_d0 <= StgValue_117_write_raw_data_fu_589_r_dat1_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat1_d0 <= StgValue_87_write_raw_data_fu_556_r_dat1_d0;
            else 
                raw_dat1_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat1_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat1_we0, StgValue_117_write_raw_data_fu_589_r_dat1_we0, StgValue_150_write_raw_data_fu_622_r_dat1_we0, StgValue_173_write_raw_data_fu_655_r_dat1_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat1_we0 <= StgValue_173_write_raw_data_fu_655_r_dat1_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat1_we0 <= StgValue_150_write_raw_data_fu_622_r_dat1_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat1_we0 <= StgValue_117_write_raw_data_fu_589_r_dat1_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat1_we0 <= StgValue_87_write_raw_data_fu_556_r_dat1_we0;
            else 
                raw_dat1_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat2_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat2_address0, StgValue_117_write_raw_data_fu_589_r_dat2_address0, StgValue_150_write_raw_data_fu_622_r_dat2_address0, StgValue_173_write_raw_data_fu_655_r_dat2_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat2_address0 <= StgValue_173_write_raw_data_fu_655_r_dat2_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat2_address0 <= StgValue_150_write_raw_data_fu_622_r_dat2_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat2_address0 <= StgValue_117_write_raw_data_fu_589_r_dat2_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat2_address0 <= StgValue_87_write_raw_data_fu_556_r_dat2_address0;
            else 
                raw_dat2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            raw_dat2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    raw_dat2_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat2_ce0, StgValue_117_write_raw_data_fu_589_r_dat2_ce0, StgValue_150_write_raw_data_fu_622_r_dat2_ce0, StgValue_173_write_raw_data_fu_655_r_dat2_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat2_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat2_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat2_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat2_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat2_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat2_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat2_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat2_ce0;
            else 
                raw_dat2_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat2_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat2_d0, StgValue_117_write_raw_data_fu_589_r_dat2_d0, StgValue_150_write_raw_data_fu_622_r_dat2_d0, StgValue_173_write_raw_data_fu_655_r_dat2_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat2_d0 <= StgValue_173_write_raw_data_fu_655_r_dat2_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat2_d0 <= StgValue_150_write_raw_data_fu_622_r_dat2_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat2_d0 <= StgValue_117_write_raw_data_fu_589_r_dat2_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat2_d0 <= StgValue_87_write_raw_data_fu_556_r_dat2_d0;
            else 
                raw_dat2_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat2_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat2_we0, StgValue_117_write_raw_data_fu_589_r_dat2_we0, StgValue_150_write_raw_data_fu_622_r_dat2_we0, StgValue_173_write_raw_data_fu_655_r_dat2_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat2_we0 <= StgValue_173_write_raw_data_fu_655_r_dat2_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat2_we0 <= StgValue_150_write_raw_data_fu_622_r_dat2_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat2_we0 <= StgValue_117_write_raw_data_fu_589_r_dat2_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat2_we0 <= StgValue_87_write_raw_data_fu_556_r_dat2_we0;
            else 
                raw_dat2_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat3_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat3_address0, StgValue_117_write_raw_data_fu_589_r_dat3_address0, StgValue_150_write_raw_data_fu_622_r_dat3_address0, StgValue_173_write_raw_data_fu_655_r_dat3_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat3_address0 <= StgValue_173_write_raw_data_fu_655_r_dat3_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat3_address0 <= StgValue_150_write_raw_data_fu_622_r_dat3_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat3_address0 <= StgValue_117_write_raw_data_fu_589_r_dat3_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat3_address0 <= StgValue_87_write_raw_data_fu_556_r_dat3_address0;
            else 
                raw_dat3_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            raw_dat3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    raw_dat3_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat3_ce0, StgValue_117_write_raw_data_fu_589_r_dat3_ce0, StgValue_150_write_raw_data_fu_622_r_dat3_ce0, StgValue_173_write_raw_data_fu_655_r_dat3_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat3_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat3_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat3_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat3_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat3_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat3_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat3_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat3_ce0;
            else 
                raw_dat3_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat3_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat3_d0, StgValue_117_write_raw_data_fu_589_r_dat3_d0, StgValue_150_write_raw_data_fu_622_r_dat3_d0, StgValue_173_write_raw_data_fu_655_r_dat3_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat3_d0 <= StgValue_173_write_raw_data_fu_655_r_dat3_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat3_d0 <= StgValue_150_write_raw_data_fu_622_r_dat3_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat3_d0 <= StgValue_117_write_raw_data_fu_589_r_dat3_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat3_d0 <= StgValue_87_write_raw_data_fu_556_r_dat3_d0;
            else 
                raw_dat3_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat3_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat3_we0, StgValue_117_write_raw_data_fu_589_r_dat3_we0, StgValue_150_write_raw_data_fu_622_r_dat3_we0, StgValue_173_write_raw_data_fu_655_r_dat3_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat3_we0 <= StgValue_173_write_raw_data_fu_655_r_dat3_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat3_we0 <= StgValue_150_write_raw_data_fu_622_r_dat3_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat3_we0 <= StgValue_117_write_raw_data_fu_589_r_dat3_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat3_we0 <= StgValue_87_write_raw_data_fu_556_r_dat3_we0;
            else 
                raw_dat3_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat4_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat4_address0, StgValue_117_write_raw_data_fu_589_r_dat4_address0, StgValue_150_write_raw_data_fu_622_r_dat4_address0, StgValue_173_write_raw_data_fu_655_r_dat4_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat4_address0 <= StgValue_173_write_raw_data_fu_655_r_dat4_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat4_address0 <= StgValue_150_write_raw_data_fu_622_r_dat4_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat4_address0 <= StgValue_117_write_raw_data_fu_589_r_dat4_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat4_address0 <= StgValue_87_write_raw_data_fu_556_r_dat4_address0;
            else 
                raw_dat4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat4_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat4_ce0, StgValue_117_write_raw_data_fu_589_r_dat4_ce0, StgValue_150_write_raw_data_fu_622_r_dat4_ce0, StgValue_173_write_raw_data_fu_655_r_dat4_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat4_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat4_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat4_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat4_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat4_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat4_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat4_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat4_ce0;
            else 
                raw_dat4_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat4_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat4_d0, StgValue_117_write_raw_data_fu_589_r_dat4_d0, StgValue_150_write_raw_data_fu_622_r_dat4_d0, StgValue_173_write_raw_data_fu_655_r_dat4_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat4_d0 <= StgValue_173_write_raw_data_fu_655_r_dat4_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat4_d0 <= StgValue_150_write_raw_data_fu_622_r_dat4_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat4_d0 <= StgValue_117_write_raw_data_fu_589_r_dat4_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat4_d0 <= StgValue_87_write_raw_data_fu_556_r_dat4_d0;
            else 
                raw_dat4_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat4_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat4_we0, StgValue_117_write_raw_data_fu_589_r_dat4_we0, StgValue_150_write_raw_data_fu_622_r_dat4_we0, StgValue_173_write_raw_data_fu_655_r_dat4_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat4_we0 <= StgValue_173_write_raw_data_fu_655_r_dat4_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat4_we0 <= StgValue_150_write_raw_data_fu_622_r_dat4_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat4_we0 <= StgValue_117_write_raw_data_fu_589_r_dat4_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat4_we0 <= StgValue_87_write_raw_data_fu_556_r_dat4_we0;
            else 
                raw_dat4_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat5_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat5_address0, StgValue_117_write_raw_data_fu_589_r_dat5_address0, StgValue_150_write_raw_data_fu_622_r_dat5_address0, StgValue_173_write_raw_data_fu_655_r_dat5_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat5_address0 <= StgValue_173_write_raw_data_fu_655_r_dat5_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat5_address0 <= StgValue_150_write_raw_data_fu_622_r_dat5_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat5_address0 <= StgValue_117_write_raw_data_fu_589_r_dat5_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat5_address0 <= StgValue_87_write_raw_data_fu_556_r_dat5_address0;
            else 
                raw_dat5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat5_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat5_ce0, StgValue_117_write_raw_data_fu_589_r_dat5_ce0, StgValue_150_write_raw_data_fu_622_r_dat5_ce0, StgValue_173_write_raw_data_fu_655_r_dat5_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat5_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat5_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat5_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat5_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat5_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat5_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat5_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat5_ce0;
            else 
                raw_dat5_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat5_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat5_d0, StgValue_117_write_raw_data_fu_589_r_dat5_d0, StgValue_150_write_raw_data_fu_622_r_dat5_d0, StgValue_173_write_raw_data_fu_655_r_dat5_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat5_d0 <= StgValue_173_write_raw_data_fu_655_r_dat5_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat5_d0 <= StgValue_150_write_raw_data_fu_622_r_dat5_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat5_d0 <= StgValue_117_write_raw_data_fu_589_r_dat5_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat5_d0 <= StgValue_87_write_raw_data_fu_556_r_dat5_d0;
            else 
                raw_dat5_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat5_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat5_we0, StgValue_117_write_raw_data_fu_589_r_dat5_we0, StgValue_150_write_raw_data_fu_622_r_dat5_we0, StgValue_173_write_raw_data_fu_655_r_dat5_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat5_we0 <= StgValue_173_write_raw_data_fu_655_r_dat5_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat5_we0 <= StgValue_150_write_raw_data_fu_622_r_dat5_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat5_we0 <= StgValue_117_write_raw_data_fu_589_r_dat5_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat5_we0 <= StgValue_87_write_raw_data_fu_556_r_dat5_we0;
            else 
                raw_dat5_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat6_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat6_address0, StgValue_117_write_raw_data_fu_589_r_dat6_address0, StgValue_150_write_raw_data_fu_622_r_dat6_address0, StgValue_173_write_raw_data_fu_655_r_dat6_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat6_address0 <= StgValue_173_write_raw_data_fu_655_r_dat6_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat6_address0 <= StgValue_150_write_raw_data_fu_622_r_dat6_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat6_address0 <= StgValue_117_write_raw_data_fu_589_r_dat6_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat6_address0 <= StgValue_87_write_raw_data_fu_556_r_dat6_address0;
            else 
                raw_dat6_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat6_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat6_ce0, StgValue_117_write_raw_data_fu_589_r_dat6_ce0, StgValue_150_write_raw_data_fu_622_r_dat6_ce0, StgValue_173_write_raw_data_fu_655_r_dat6_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat6_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat6_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat6_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat6_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat6_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat6_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat6_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat6_ce0;
            else 
                raw_dat6_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat6_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat6_d0, StgValue_117_write_raw_data_fu_589_r_dat6_d0, StgValue_150_write_raw_data_fu_622_r_dat6_d0, StgValue_173_write_raw_data_fu_655_r_dat6_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat6_d0 <= StgValue_173_write_raw_data_fu_655_r_dat6_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat6_d0 <= StgValue_150_write_raw_data_fu_622_r_dat6_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat6_d0 <= StgValue_117_write_raw_data_fu_589_r_dat6_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat6_d0 <= StgValue_87_write_raw_data_fu_556_r_dat6_d0;
            else 
                raw_dat6_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat6_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat6_we0, StgValue_117_write_raw_data_fu_589_r_dat6_we0, StgValue_150_write_raw_data_fu_622_r_dat6_we0, StgValue_173_write_raw_data_fu_655_r_dat6_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat6_we0 <= StgValue_173_write_raw_data_fu_655_r_dat6_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat6_we0 <= StgValue_150_write_raw_data_fu_622_r_dat6_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat6_we0 <= StgValue_117_write_raw_data_fu_589_r_dat6_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat6_we0 <= StgValue_87_write_raw_data_fu_556_r_dat6_we0;
            else 
                raw_dat6_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat7_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat7_address0, StgValue_117_write_raw_data_fu_589_r_dat7_address0, StgValue_150_write_raw_data_fu_622_r_dat7_address0, StgValue_173_write_raw_data_fu_655_r_dat7_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat7_address0 <= StgValue_173_write_raw_data_fu_655_r_dat7_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat7_address0 <= StgValue_150_write_raw_data_fu_622_r_dat7_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat7_address0 <= StgValue_117_write_raw_data_fu_589_r_dat7_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat7_address0 <= StgValue_87_write_raw_data_fu_556_r_dat7_address0;
            else 
                raw_dat7_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat7_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat7_ce0, StgValue_117_write_raw_data_fu_589_r_dat7_ce0, StgValue_150_write_raw_data_fu_622_r_dat7_ce0, StgValue_173_write_raw_data_fu_655_r_dat7_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat7_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat7_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat7_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat7_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat7_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat7_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat7_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat7_ce0;
            else 
                raw_dat7_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat7_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat7_d0, StgValue_117_write_raw_data_fu_589_r_dat7_d0, StgValue_150_write_raw_data_fu_622_r_dat7_d0, StgValue_173_write_raw_data_fu_655_r_dat7_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat7_d0 <= StgValue_173_write_raw_data_fu_655_r_dat7_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat7_d0 <= StgValue_150_write_raw_data_fu_622_r_dat7_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat7_d0 <= StgValue_117_write_raw_data_fu_589_r_dat7_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat7_d0 <= StgValue_87_write_raw_data_fu_556_r_dat7_d0;
            else 
                raw_dat7_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat7_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat7_we0, StgValue_117_write_raw_data_fu_589_r_dat7_we0, StgValue_150_write_raw_data_fu_622_r_dat7_we0, StgValue_173_write_raw_data_fu_655_r_dat7_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat7_we0 <= StgValue_173_write_raw_data_fu_655_r_dat7_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat7_we0 <= StgValue_150_write_raw_data_fu_622_r_dat7_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat7_we0 <= StgValue_117_write_raw_data_fu_589_r_dat7_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat7_we0 <= StgValue_87_write_raw_data_fu_556_r_dat7_we0;
            else 
                raw_dat7_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat8_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat8_address0, StgValue_117_write_raw_data_fu_589_r_dat8_address0, StgValue_150_write_raw_data_fu_622_r_dat8_address0, StgValue_173_write_raw_data_fu_655_r_dat8_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat8_address0 <= StgValue_173_write_raw_data_fu_655_r_dat8_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat8_address0 <= StgValue_150_write_raw_data_fu_622_r_dat8_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat8_address0 <= StgValue_117_write_raw_data_fu_589_r_dat8_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat8_address0 <= StgValue_87_write_raw_data_fu_556_r_dat8_address0;
            else 
                raw_dat8_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat8_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat8_ce0, StgValue_117_write_raw_data_fu_589_r_dat8_ce0, StgValue_150_write_raw_data_fu_622_r_dat8_ce0, StgValue_173_write_raw_data_fu_655_r_dat8_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat8_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat8_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat8_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat8_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat8_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat8_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat8_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat8_ce0;
            else 
                raw_dat8_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat8_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat8_d0, StgValue_117_write_raw_data_fu_589_r_dat8_d0, StgValue_150_write_raw_data_fu_622_r_dat8_d0, StgValue_173_write_raw_data_fu_655_r_dat8_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat8_d0 <= StgValue_173_write_raw_data_fu_655_r_dat8_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat8_d0 <= StgValue_150_write_raw_data_fu_622_r_dat8_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat8_d0 <= StgValue_117_write_raw_data_fu_589_r_dat8_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat8_d0 <= StgValue_87_write_raw_data_fu_556_r_dat8_d0;
            else 
                raw_dat8_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat8_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat8_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat8_we0, StgValue_117_write_raw_data_fu_589_r_dat8_we0, StgValue_150_write_raw_data_fu_622_r_dat8_we0, StgValue_173_write_raw_data_fu_655_r_dat8_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat8_we0 <= StgValue_173_write_raw_data_fu_655_r_dat8_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat8_we0 <= StgValue_150_write_raw_data_fu_622_r_dat8_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat8_we0 <= StgValue_117_write_raw_data_fu_589_r_dat8_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat8_we0 <= StgValue_87_write_raw_data_fu_556_r_dat8_we0;
            else 
                raw_dat8_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat9_address0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat9_address0, StgValue_117_write_raw_data_fu_589_r_dat9_address0, StgValue_150_write_raw_data_fu_622_r_dat9_address0, StgValue_173_write_raw_data_fu_655_r_dat9_address0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat9_address0 <= StgValue_173_write_raw_data_fu_655_r_dat9_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat9_address0 <= StgValue_150_write_raw_data_fu_622_r_dat9_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat9_address0 <= StgValue_117_write_raw_data_fu_589_r_dat9_address0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat9_address0 <= StgValue_87_write_raw_data_fu_556_r_dat9_address0;
            else 
                raw_dat9_address0 <= "XXXXXXXXXX";
            end if;
        else 
            raw_dat9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    raw_dat9_ce0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat9_ce0, StgValue_117_write_raw_data_fu_589_r_dat9_ce0, StgValue_150_write_raw_data_fu_622_r_dat9_ce0, StgValue_173_write_raw_data_fu_655_r_dat9_ce0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat9_ce0 <= StgValue_173_write_raw_data_fu_655_r_dat9_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat9_ce0 <= StgValue_150_write_raw_data_fu_622_r_dat9_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat9_ce0 <= StgValue_117_write_raw_data_fu_589_r_dat9_ce0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat9_ce0 <= StgValue_87_write_raw_data_fu_556_r_dat9_ce0;
            else 
                raw_dat9_ce0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    raw_dat9_d0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat9_d0, StgValue_117_write_raw_data_fu_589_r_dat9_d0, StgValue_150_write_raw_data_fu_622_r_dat9_d0, StgValue_173_write_raw_data_fu_655_r_dat9_d0, deran_V_read_read_fu_208_p2, ap_condition_502)
    begin
        if ((ap_condition_502 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat9_d0 <= StgValue_173_write_raw_data_fu_655_r_dat9_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat9_d0 <= StgValue_150_write_raw_data_fu_622_r_dat9_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat9_d0 <= StgValue_117_write_raw_data_fu_589_r_dat9_d0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat9_d0 <= StgValue_87_write_raw_data_fu_556_r_dat9_d0;
            else 
                raw_dat9_d0 <= "XXXXXXXX";
            end if;
        else 
            raw_dat9_d0 <= "XXXXXXXX";
        end if; 
    end process;


    raw_dat9_we0_assign_proc : process(StgValue_87_write_raw_data_fu_556_r_dat9_we0, StgValue_117_write_raw_data_fu_589_r_dat9_we0, StgValue_150_write_raw_data_fu_622_r_dat9_we0, StgValue_173_write_raw_data_fu_655_r_dat9_we0, deran_V_read_read_fu_208_p2, ap_condition_501)
    begin
        if ((ap_condition_501 = ap_const_boolean_1)) then
            if ((deran_V_read_read_fu_208_p2 = ap_const_lv2_0)) then 
                raw_dat9_we0 <= StgValue_173_write_raw_data_fu_655_r_dat9_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_1)) then 
                raw_dat9_we0 <= StgValue_150_write_raw_data_fu_622_r_dat9_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_2)) then 
                raw_dat9_we0 <= StgValue_117_write_raw_data_fu_589_r_dat9_we0;
            elsif ((deran_V_read_read_fu_208_p2 = ap_const_lv2_3)) then 
                raw_dat9_we0 <= StgValue_87_write_raw_data_fu_556_r_dat9_we0;
            else 
                raw_dat9_we0 <= ap_const_logic_0;
            end if;
        else 
            raw_dat9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    reset_read_read_fu_226_p2 <= (0=>reset, others=>'-');
    sel_tmp1_fu_786_p2 <= (tmp_fu_780_p2 and sel_tmp4_fu_762_p2);
    sel_tmp2_fu_750_p2 <= "0" when (numbits_V = ap_const_lv16_1400) else "1";
    sel_tmp3_fu_756_p2 <= "0" when (numbits_V = ap_const_lv16_800) else "1";
    sel_tmp4_fu_762_p2 <= (sel_tmp2_fu_750_p2 and sel_tmp3_fu_756_p2);
    sel_tmp5_fu_768_p2 <= (sel_tmp4_fu_762_p2 and tmp_14_fu_732_p2);
    sel_tmp6_fu_792_p2 <= "1" when (numbits_V = ap_const_lv16_1400) else "0";
    sel_tmp7_fu_798_p2 <= "1" when (numbits_V = ap_const_lv16_800) else "0";
    sel_tmp8_fu_804_p2 <= (sel_tmp6_fu_792_p2 or sel_tmp7_fu_798_p2);
    sel_tmp_fu_774_p2 <= (tmp_14_fu_732_p2 xor ap_const_lv1_1);
    storemerge2_fu_1057_p3 <= 
        tmp_23_fu_1051_p2 when (tmp_22_fu_1043_p3(0) = '1') else 
        tmp_21_fu_1037_p2;
    storemerge3_fu_965_p3 <= 
        tmp_26_fu_959_p2 when (tmp_25_fu_953_p2(0) = '1') else 
        tmp_24_fu_947_p2;
    tmp1_fu_1099_p2 <= (r_V_7_fu_1091_p3 xor r_V_6_fu_1071_p1);
    tmp_10_fu_979_p1 <= irig(14 - 1 downto 0);
    tmp_11_fu_999_p3 <= tmp_25_cast_fu_993_p2(13 downto 13);
    tmp_12_fu_889_p1 <= irig(14 - 1 downto 0);
    tmp_13_fu_909_p3 <= tmp_31_cast_fu_903_p2(13 downto 13);
    tmp_14_fu_732_p2 <= "1" when (numbits_V = ap_const_lv16_600) else "0";
        tmp_15_cast_fu_1182_p1 <= std_logic_vector(resize(signed(tmp_s_fu_872_p2),17));

    tmp_15_fu_738_p2 <= "1" when (numbits_V = ap_const_lv16_1800) else "0";
    tmp_16_fu_744_p2 <= "1" when (numbits_V = ap_const_lv16_2000) else "0";
    tmp_17_fu_1196_p2 <= "1" when (tmp_15_cast_fu_1182_p1 = r_V_fu_1190_p2) else "0";
    tmp_18_fu_1141_p2 <= "1" when (tmp_21_cast_fu_1127_p1 = r_V_3_fu_1135_p2) else "0";
    tmp_19_fu_1031_p2 <= "1" when (tmp_27_cast_fu_1017_p1 = r_V_4_fu_1025_p2) else "0";
    tmp_1_fu_1153_p4 <= p_4_fu_1147_p2(15 downto 1);
    tmp_20_fu_941_p2 <= "1" when (tmp_33_cast_fu_927_p1 = r_V_5_fu_935_p2) else "0";
        tmp_21_cast_fu_1127_p1 <= std_logic_vector(resize(signed(tmp_s_fu_872_p2),17));

    tmp_21_fu_1037_p2 <= std_logic_vector(shift_left(unsigned(irig),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_22_fu_1043_p3 <= data_in(7 downto 7);
    tmp_23_fu_1051_p2 <= (tmp_21_fu_1037_p2 or ap_const_lv32_1);
    tmp_24_fu_947_p2 <= std_logic_vector(shift_left(unsigned(irig),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_25_cast_fu_993_p2 <= (tmp_10_fu_979_p1 xor tmp_3_fu_983_p4);
    tmp_25_fu_953_p2 <= "1" when (signed(data_in) > signed(ap_const_lv8_0)) else "0";
    tmp_26_fu_959_p2 <= (tmp_24_fu_947_p2 or ap_const_lv32_1);
        tmp_27_cast_fu_1017_p1 <= std_logic_vector(resize(signed(tmp_s_fu_872_p2),17));

    tmp_31_cast_fu_903_p2 <= (tmp_12_fu_889_p1 xor tmp_5_fu_893_p4);
        tmp_33_cast_fu_927_p1 <= std_logic_vector(resize(signed(tmp_s_fu_872_p2),17));

    tmp_3_fu_983_p4 <= irig(14 downto 1);
    tmp_4_fu_1075_p3 <= ccsds_V(3 downto 3);
    tmp_5_fu_893_p4 <= irig(14 downto 1);
    tmp_6_fu_1163_p4 <= ccsds_V(15 downto 1);
    tmp_7_fu_1173_p3 <= 
        tmp_1_fu_1153_p4 when (new_bit_fu_1111_p2(0) = '1') else 
        tmp_6_fu_1163_p4;
    tmp_8_fu_1083_p3 <= ccsds_V(5 downto 5);
    tmp_fu_780_p2 <= (tmp_15_fu_738_p2 and sel_tmp_fu_774_p2);
    tmp_s_fu_872_p2 <= std_logic_vector(unsigned(write_pos) + unsigned(ap_const_lv16_1));

    val_assign_phi_fu_491_p6_assign_proc : process(ap_CS_fsm_state1, write_pos, reset_read_read_fu_226_p2, write_read_read_fu_214_p2, tmp_s_fu_872_p2)
    begin
        if ((ap_CS_fsm_state1 = ap_const_lv1_1)) then
            if ((not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and (ap_const_lv1_0 = write_read_read_fu_214_p2))) then 
                val_assign_phi_fu_491_p6 <= write_pos;
            elsif ((not((ap_const_lv1_0 = reset_read_read_fu_226_p2)) and not((ap_const_lv1_0 = write_read_read_fu_214_p2)))) then 
                val_assign_phi_fu_491_p6 <= tmp_s_fu_872_p2;
            elsif ((ap_const_lv1_0 = reset_read_read_fu_226_p2)) then 
                val_assign_phi_fu_491_p6 <= ap_const_lv16_FFFF;
            else 
                val_assign_phi_fu_491_p6 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            val_assign_phi_fu_491_p6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    write_read_read_fu_214_p2 <= (0=>write_r, others=>'-');
end behav;
