<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-i</Part>
<TopModelName>KalmanFilterKernel</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.241</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>10456</Best-caseLatency>
<Average-caseLatency>10467</Average-caseLatency>
<Worst-caseLatency>11388</Worst-caseLatency>
<Best-caseRealTimeLatency>0.105 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.105 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.114 ms</Worst-caseRealTimeLatency>
<Interval-min>10457</Interval-min>
<Interval-max>11389</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_47_1>
<TripCount>6</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_47_1>
<VITIS_LOOP_104_2>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_104_2>
<VITIS_LOOP_106_3>
<TripCount>6</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_106_3>
<VITIS_LOOP_108_4>
<TripCount>36</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>360</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_108_4>
<VITIS_LOOP_41_1>
<TripCount>6</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>540</AbsoluteTimeLatency>
<IterationLatency>9</IterationLatency>
<VITIS_LOOP_44_2>
<TripCount>1</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
</VITIS_LOOP_44_2>
</VITIS_LOOP_41_1>
<VITIS_LOOP_81_1>
<TripCount>6</TripCount>
<Latency>84</Latency>
<AbsoluteTimeLatency>840</AbsoluteTimeLatency>
<IterationLatency>14</IterationLatency>
<VITIS_LOOP_84_2>
<TripCount>6</TripCount>
<Latency>12</Latency>
<AbsoluteTimeLatency>120</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</VITIS_LOOP_84_2>
</VITIS_LOOP_81_1>
<VITIS_LOOP_41_1>
<TripCount>6</TripCount>
<Latency>300</Latency>
<AbsoluteTimeLatency>3000</AbsoluteTimeLatency>
<IterationLatency>50</IterationLatency>
<VITIS_LOOP_44_2>
<TripCount>6</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>480</AbsoluteTimeLatency>
<IterationLatency>8</IterationLatency>
</VITIS_LOOP_44_2>
</VITIS_LOOP_41_1>
<VITIS_LOOP_125_5>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_125_5>
<VITIS_LOOP_130_6>
<TripCount>6</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_130_6>
<VITIS_LOOP_131_7>
<TripCount>36</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>360</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_131_7>
<VITIS_LOOP_61_1>
<TripCount>3</TripCount>
<Latency>21</Latency>
<AbsoluteTimeLatency>210</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
</VITIS_LOOP_61_1>
<VITIS_LOOP_41_1>
<TripCount>3</TripCount>
<Latency>69</Latency>
<AbsoluteTimeLatency>690</AbsoluteTimeLatency>
<IterationLatency>23</IterationLatency>
<VITIS_LOOP_44_2>
<TripCount>3</TripCount>
<Latency>21</Latency>
<AbsoluteTimeLatency>210</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
</VITIS_LOOP_44_2>
</VITIS_LOOP_41_1>
<VITIS_LOOP_100_1>
<TripCount>3</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>480</AbsoluteTimeLatency>
<IterationLatency>16</IterationLatency>
<VITIS_LOOP_103_2>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
</VITIS_LOOP_103_2>
</VITIS_LOOP_100_1>
<VITIS_LOOP_41_1>
<TripCount>6</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>540</AbsoluteTimeLatency>
<IterationLatency>9</IterationLatency>
<VITIS_LOOP_44_2>
<TripCount>1</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
</VITIS_LOOP_44_2>
</VITIS_LOOP_41_1>
<VITIS_LOOP_61_1>
<TripCount>6</TripCount>
<Latency>300</Latency>
<AbsoluteTimeLatency>3000</AbsoluteTimeLatency>
<IterationLatency>50</IterationLatency>
<VITIS_LOOP_64_2>
<TripCount>6</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>480</AbsoluteTimeLatency>
<IterationLatency>8</IterationLatency>
</VITIS_LOOP_64_2>
</VITIS_LOOP_61_1>
<VITIS_LOOP_161_8>
<TripCount>6</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_161_8>
<VITIS_LOOP_162_9>
<TripCount>36</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>360</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_162_9>
<VITIS_LOOP_163_10>
<TripCount>6</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_163_10>
<VITIS_LOOP_167_11>
<TripCount>6</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_167_11>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>11</BRAM_18K>
<DSP>14</DSP>
<FF>4697</FF>
<LUT>12669</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP>360</DSP>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_AXI_CPU_AWVALID</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_AWREADY</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_AWADDR</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_WVALID</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_WREADY</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_WDATA</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_WSTRB</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_ARVALID</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_ARREADY</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_ARADDR</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_RVALID</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_RREADY</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_RDATA</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_RRESP</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_BVALID</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_BREADY</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXI_CPU_BRESP</name>
<Object>AXI_CPU</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>float</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>KalmanFilterKernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>KalmanFilterKernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>KalmanFilterKernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>din_address0</name>
<Object>din</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>din_ce0</name>
<Object>din</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>din_q0</name>
<Object>din</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dout_address0</name>
<Object>dout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dout_ce0</name>
<Object>dout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dout_we0</name>
<Object>dout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dout_d0</name>
<Object>dout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>counter</name>
<Object>counter</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
