<?xml version="1.0" encoding="utf-8"?>
<Project ToolsVersion="4.0" DefaultTargets="Build" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup Label="Globals">
    <CustomProjectExtensionsPath Condition="Exists('$(LocalAppData)\CustomProjectSystems\vhdl4vs\vhdl4vsProjectType.props')">$(LocalAppData)\CustomProjectSystems\vhdl4vs\</CustomProjectExtensionsPath>
    <CustomProjectExtensionsPath Condition="'$(CustomProjectExtensionsPath)' == ''">$(MSBuildExtensionsPath)\CustomProjectSystems\vhdl4vs\</CustomProjectExtensionsPath>
    <ProjectGuid>b2df4f95-fda6-4e3c-aca8-43eb82c995d9</ProjectGuid>
  </PropertyGroup>
  <Import Project="$(CustomProjectExtensionsPath)vhdl4vsProjectType.props" />
  <PropertyGroup Label="Configuration" Condition="'$(Configuration)|$(Platform)'=='Release|AnyCPU'">
    <LibraryPaths>IEEE=$(XilinxLibraryPath)\ieee;STD=$(XilinxLibraryPath)\std;UNISIM=$(XilinxLibraryPath)\unisims;$(LibraryPaths)</LibraryPaths>
  </PropertyGroup>
  <PropertyGroup Label="Configuration" Condition="'$(Configuration)|$(Platform)'=='Debug|AnyCPU'">
    <LibraryPaths>IEEE=$(XilinxLibraryPath)\ieee;STD=$(XilinxLibraryPath)\std;UNISIM=$(XilinxLibraryPath)\unisims;$(LibraryPaths)</LibraryPaths>
  </PropertyGroup>
  <ItemGroup>
    <None Include="..\vivado\constraints\example_top.xdc">
      <Link>constraints\example_top.xdc</Link>
    </None>
    <None Include="..\vivado\constraints\KC705_Rev1_0_U1.ucf.xdc">
      <Link>constraints\KC705_Rev1_0_U1.ucf.xdc</Link>
    </None>
    <None Include="..\vivado\constraints\KC705_target_constraints.xdc">
      <Link>constraints\KC705_target_constraints.xdc</Link>
    </None>
    <None Include="..\vivado\constraints\KC705_test.xdc">
      <Link>constraints\KC705_test.xdc</Link>
    </None>
    <None Include="cache\cache_memory_coe_generator.py" />
    <None Include="core\axi_lite_adapter\axi_lite_adapter_test_data.coe" />
    <None Include="core\test\core_test.tcl" />
    <None Include="core\test\core_test_design.tcl" />
    <None Include="core\test\instruction_test_generate.py" />
    <None Include="debugger\test\debugger_test_traffic_address.coe" />
    <None Include="debugger\test\debugger_test_traffic_control.coe" />
    <None Include="debugger\test\debugger_test_traffic_data.coe" />
    <None Include="debugger\test\debugger_test_traffic_mask.coe" />
    <None Include="debugger\test\control_coe_generator.py" />
  </ItemGroup>
  <ItemGroup>
    <VHDLSource Include="alu\mips_alu.vhd" />
    <VHDLSource Include="alu\mips_alu_test.vhd" />
    <VHDLSource Include="cache\cache_performance_test.vhd" />
    <VHDLSource Include="core\axi_helper.vhd" />
    <VHDLSource Include="cache\cache_design_test.vhd" />
    <VHDLSource Include="cache\cache_memory.vhd" />
    <VHDLSource Include="core\axi_lite_adapter\axi_lite_adapter_test_design.vhd" />
    <VHDLSource Include="core\axi_lite_adapter\axi_lite_adapter.vhd" />
    <VHDLSource Include="core\mips_core_internal.vhd" />
    <VHDLSource Include="core\mips_core.vhd" />
    <VHDLSource Include="core\mips_core_impl_simple.vhd" />
    <VHDLSource Include="core\mips_decode.vhd" />
    <VHDLSource Include="core\mips_execution_unit.vhd" />
    <VHDLSource Include="core\mips_core_test.vhd" />
    <VHDLSource Include="core\mips_fetch.vhd" />
    <VHDLSource Include="core\mips_readmem.vhd" />
    <VHDLSource Include="core\mips_readreg.vhd" />
    <VHDLSource Include="core\mips_registers.vhd" />
    <VHDLSource Include="core\mips_utils.vhd" />
    <VHDLSource Include="core\mips_writeback.vhd" />
    <VHDLSource Include="core\skid_buffer.vhd" />
    <VHDLSource Include="core\test\core_test.vhd" />
    <VHDLSource Include="core\test\test_utils.vhd" />
    <VHDLSource Include="core\xdma_test.vhd" />
    <VHDLSource Include="debugger\mips_debugger.vhd" />
    <VHDLSource Include="debugger\mips_debugger_test.vhd" />
  </ItemGroup>
  <ItemGroup>
    <Folder Include="constraints\" />
  </ItemGroup>
  <Import Project="$(CustomProjectExtensionsPath)vhdl4vsProjectType.targets" />
</Project>