[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/DataPath_File/TopModule.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"TopModule.InstMem.mem",
    "fileName":"/home/maha/Downloads/Scala-Chisel-Learning-Journey-main/src/main/scala/gcd/SingleCycle_IR/input.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopModule|Pc>io_enb"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopModule|Pc>io_in"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~TopModule|Pc>io_out"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/DataPath_File"
  }
]