set ::env(PDK) {sky130B}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(DESIGN_NAME) {macro_2to3}
set ::env(DESIGN_IS_CORE) {0}
set ::env(SYNTH_ELABORATE_ONLY) {1}
set ::env(VERILOG_FILES) {/opt/pico/verilog/rtl/defines.v /opt/pico/verilog/rtl/synthesis/macro_2to3.v /opt/pico/verilog/rtl/alu_xor_4.v}
set ::env(CLOCK_PERIOD) {10}
set ::env(CLOCK_PORT) {}
set ::env(CLOCK_NET) {}
set ::env(FP_SIZING) {absolute}
set ::env(DIE_AREA) {0 0 250 250}
set ::env(FP_PIN_ORDER_CFG) {/opt/pico/openlane/user_proj_example/pin_order.cfg}
set ::env(PL_BASIC_PLACEMENT) {0}
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) {0}
set ::env(PL_TARGET_DENSITY) {0.70}
set ::env(VDD_NETS) {vccd1}
set ::env(GND_NETS) {vssd1}
set ::env(DIODE_INSERTION_STRATEGY) {4}
set ::env(RUN_CVC) {1}
set ::env(FP_CORE_UTIL) {50}
set ::env(RT_MAX_LAYER) {met4}

