<stg><name>writeAB</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="13" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="21" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5  %AB_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %AB_V_offset)

]]></Node>
<StgValue><ssdm name="AB_V_offset_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6  %tmp = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %AB_V_offset_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %N_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %N)

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %N_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18  %tmp_1_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %N_read, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %sub_ln120 = sub i32 0, %N_read

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15  %tmp_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sub_ln120, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="24">
<![CDATA[
entry:16  %zext_ln120 = zext i24 %tmp_i to i25

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:17  %sub_ln120_1 = sub i25 0, %zext_ln120

]]></Node>
<StgValue><ssdm name="sub_ln120_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="24">
<![CDATA[
entry:19  %zext_ln120_1 = zext i24 %tmp_1_i to i25

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
entry:20  %select_ln120 = select i1 %tmp_1, i25 %sub_ln120_1, i25 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="36" op_0_bw="36" op_1_bw="25" op_2_bw="11">
<![CDATA[
entry:21  %tmp_2_i = call i36 @_ssdm_op_BitConcatenate.i36.i25.i11(i25 %select_ln120, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="43" op_0_bw="36">
<![CDATA[
entry:22  %empty = sext i36 %tmp_2_i to i43

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="68" op_0_bw="25">
<![CDATA[
entry:24  %cast47_cast_i = zext i25 %select_ln120 to i68

]]></Node>
<StgValue><ssdm name="cast47_cast_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="68" op_0_bw="43">
<![CDATA[
entry:25  %cast48_cast_i = zext i43 %empty to i68

]]></Node>
<StgValue><ssdm name="cast48_cast_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:26  %bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:26  %bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:26  %bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i512* %ABStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %AB_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str182, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str184, [1 x i8]* @p_str185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str186, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="60" op_0_bw="58">
<![CDATA[
entry:7  %zext_ln119_cast_i = zext i58 %tmp to i60

]]></Node>
<StgValue><ssdm name="zext_ln119_cast_i"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i512* %ABStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [1 x i8]* @p_str60)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i512* %AB_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str23, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="44" op_0_bw="43">
<![CDATA[
entry:23  %bound5_i = zext i43 %empty to i44

]]></Node>
<StgValue><ssdm name="bound5_i"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
entry:26  %bound49_i = mul i68 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
entry:27  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="68" op_0_bw="68" op_1_bw="0" op_2_bw="68" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %indvar_flatten98_i = phi i68 [ 0, %entry ], [ %add_ln120, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten98_i"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0">
<![CDATA[
.preheader.i.i:2  %indvar_flatten44_i = phi i44 [ 0, %entry ], [ %select_ln121_1, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten44_i"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="68" op_1_bw="68">
<![CDATA[
.preheader.i.i:21  %icmp_ln120 = icmp eq i68 %indvar_flatten98_i, %bound49_i

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
.preheader.i.i:22  %add_ln120 = add i68 1, %indvar_flatten98_i

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_5_begin:0  %icmp_ln121 = icmp eq i44 %indvar_flatten44_i, %bound5_i

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="68">
<![CDATA[
hls_label_5_begin:69  %empty_13 = trunc i68 %indvar_flatten98_i to i3

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="68" op_0_bw="68" op_1_bw="65" op_2_bw="3">
<![CDATA[
hls_label_5_begin:70  %tmp_6 = call i68 @_ssdm_op_BitConcatenate.i68.i65.i3(i65 0, i3 %empty_13)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="68" op_1_bw="68">
<![CDATA[
hls_label_5_begin:71  %empty_14 = icmp eq i68 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_5_begin:72  br i1 %empty_14, label %ReqBB, label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_5_end:6  %add_ln121_1 = add i44 1, %indvar_flatten44_i

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
hls_label_5_end:7  %select_ln121_1 = select i1 %icmp_ln121, i44 1, i44 %add_ln121_1

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader.i.i:1  %ib_0_i_i = phi i24 [ 0, %entry ], [ %select_ln120_4, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="ib_0_i_i"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader.i.i:4  %indvar_flatten_i = phi i13 [ 0, %entry ], [ %select_ln122_2, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten_i"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.i:5  %i_0_i_i = phi i9 [ 0, %entry ], [ %select_ln122_1, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i.i:6  %jj_0_i_i = phi i4 [ 0, %entry ], [ %jj, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="jj_0_i_i"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
.preheader.i.i:7  %shl_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %ib_0_i_i, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln_i"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="9">
<![CDATA[
.preheader.i.i:9  %zext_ln122 = zext i9 %i_0_i_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:10  %add_ln125 = add nsw i32 %zext_ln122, %shl_ln_i

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_5_begin:2  %add_ln120_1 = add i24 1, %ib_0_i_i

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
hls_label_5_begin:4  %shl_ln125_mid1_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %add_ln120_1, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln125_mid1_i"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:5  %select_ln120_2 = select i1 %icmp_ln121, i32 %shl_ln125_mid1_i, i32 %shl_ln_i

]]></Node>
<StgValue><ssdm name="select_ln120_2"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:17  %xor_ln120 = xor i1 %icmp_ln121, true

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_5_begin:18  %icmp_ln123 = icmp eq i4 %jj_0_i_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:19  %and_ln120 = and i1 %icmp_ln123, %xor_ln120

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_5_begin:20  %icmp_ln122 = icmp eq i13 %indvar_flatten_i, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:21  %and_ln120_1 = and i1 %icmp_ln122, %xor_ln120

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
hls_label_5_begin:22  %select_ln120_4 = select i1 %icmp_ln121, i24 %add_ln120_1, i24 %ib_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln120_4"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:24  %or_ln125 = or i1 %and_ln120_1, %icmp_ln121

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_5_begin:25  %select_ln125_1 = select i1 %or_ln125, i9 0, i9 %i_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:37  %xor_ln125 = xor i1 %icmp_ln122, true

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:38  %or_ln125_1 = or i1 %icmp_ln121, %xor_ln125

]]></Node>
<StgValue><ssdm name="or_ln125_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:39  %and_ln125 = and i1 %and_ln120, %or_ln125_1

]]></Node>
<StgValue><ssdm name="and_ln125"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_5_begin:41  %add_ln122 = add i9 1, %select_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:42  %or_ln122 = or i1 %and_ln125, %and_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:43  %or_ln122_1 = or i1 %or_ln122, %icmp_ln121

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="9">
<![CDATA[
hls_label_5_begin:44  %zext_ln122_1 = zext i9 %add_ln122 to i32

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:45  %add_ln125_3 = add nsw i32 %zext_ln122_1, %select_ln120_2

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_5_begin:62  %select_ln122_1 = select i1 %and_ln125, i9 %add_ln122, i9 %select_ln125_1

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_5_end:2  %add_ln123 = add i4 1, %jj_0_i_i

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_5_end:3  %jj = select i1 %or_ln122_1, i4 1, i4 %add_ln123

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_5_end:4  %add_ln122_1 = add i13 1, %indvar_flatten_i

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_5_end:5  %select_ln122_2 = select i1 %or_ln125, i13 1, i13 %add_ln122_1

]]></Node>
<StgValue><ssdm name="select_ln122_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="68">
<![CDATA[
hls_label_5_end:8  %empty_16 = trunc i68 %add_ln120 to i3

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="68" op_0_bw="68" op_1_bw="65" op_2_bw="3">
<![CDATA[
hls_label_5_end:9  %tmp_7 = call i68 @_ssdm_op_BitConcatenate.i68.i65.i3(i65 0, i3 %empty_16)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="68" op_1_bw="68">
<![CDATA[
hls_label_5_end:10  %empty_17 = icmp eq i68 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_5_end:11  br i1 %empty_17, label %RespBB, label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:11  %mul_ln125 = mul nsw i32 %add_ln125, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="24">
<![CDATA[
hls_label_5_begin:3  %zext_ln120_2 = zext i24 %add_ln120_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:7  %mul_ln125_1 = mul i32 %N_read, %zext_ln120_2

]]></Node>
<StgValue><ssdm name="mul_ln125_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:28  %mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:46  %mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:11  %mul_ln125 = mul nsw i32 %add_ln125, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:7  %mul_ln125_1 = mul i32 %N_read, %zext_ln120_2

]]></Node>
<StgValue><ssdm name="mul_ln125_1"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:28  %mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_2"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:46  %mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:11  %mul_ln125 = mul nsw i32 %add_ln125, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:7  %mul_ln125_1 = mul i32 %N_read, %zext_ln120_2

]]></Node>
<StgValue><ssdm name="mul_ln125_1"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:28  %mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_2"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:46  %mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="113" st_id="12" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:11  %mul_ln125 = mul nsw i32 %add_ln125, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:7  %mul_ln125_1 = mul i32 %N_read, %zext_ln120_2

]]></Node>
<StgValue><ssdm name="mul_ln125_1"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:28  %mul_ln125_2 = mul nsw i32 %select_ln120_2, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_2"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:46  %mul_ln125_3 = mul nsw i32 %add_ln125_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln125_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:3  %jb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln121, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="jb_0_i_i"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:8  %shl_ln125 = shl i32 %jb_0_i_i, 8

]]></Node>
<StgValue><ssdm name="shl_ln125"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:12  %add_ln125_1 = add nsw i32 %mul_ln125, %shl_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i:13  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln125_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:14  %sub_ln125 = sub i32 0, %add_ln125_1

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i:15  %tmp_4_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="27">
<![CDATA[
.preheader.i.i:16  %zext_ln125 = zext i27 %tmp_4_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.i.i:17  %sub_ln125_1 = sub i28 0, %zext_ln125

]]></Node>
<StgValue><ssdm name="sub_ln125_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i:18  %tmp_5_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln125_1, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="27">
<![CDATA[
.preheader.i.i:19  %zext_ln125_1 = zext i27 %tmp_5_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.preheader.i.i:20  %select_ln125 = select i1 %tmp_2, i28 %sub_ln125_1, i28 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:23  br i1 %icmp_ln120, label %.exit, label %hls_label_5_begin

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:1  %select_ln120_1 = select i1 %icmp_ln121, i32 0, i32 %jb_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:6  %select_ln120_3 = select i1 %icmp_ln121, i32 0, i32 %shl_ln125

]]></Node>
<StgValue><ssdm name="select_ln120_3"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:9  %shl_ln125_1 = shl i32 %mul_ln125_1, 8

]]></Node>
<StgValue><ssdm name="shl_ln125_1"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:11  %sub_ln125_2 = sub i32 0, %shl_ln125_1

]]></Node>
<StgValue><ssdm name="sub_ln125_2"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:12  %tmp_7_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125_2, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:23  %add_ln121 = add nsw i32 1, %select_ln120_1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:26  %shl_ln125_2 = shl i32 %add_ln121, 8

]]></Node>
<StgValue><ssdm name="shl_ln125_2"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:27  %select_ln125_2 = select i1 %and_ln120_1, i32 %shl_ln125_2, i32 %select_ln120_3

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:29  %add_ln125_2 = add nsw i32 %mul_ln125_2, %shl_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:40  %select_ln121 = select i1 %and_ln120_1, i32 %add_ln121, i32 %select_ln120_1

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:47  %add_ln125_4 = add nsw i32 %mul_ln125_3, %select_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="32">
<![CDATA[
hls_label_5_begin:8  %trunc_ln125 = trunc i32 %mul_ln125_1 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:10  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln125_1, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="27">
<![CDATA[
hls_label_5_begin:13  %zext_ln125_2 = zext i27 %tmp_7_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_5_begin:14  %sub_ln125_3 = sub i28 0, %zext_ln125_2

]]></Node>
<StgValue><ssdm name="sub_ln125_3"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="27" op_1_bw="24" op_2_bw="3">
<![CDATA[
hls_label_5_begin:15  %lshr_ln125_2_mid_i = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %trunc_ln125, i3 0)

]]></Node>
<StgValue><ssdm name="lshr_ln125_2_mid_i"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="27">
<![CDATA[
hls_label_5_begin:16  %zext_ln125_3 = zext i27 %lshr_ln125_2_mid_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:30  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln125_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:31  %sub_ln125_4 = sub i32 0, %add_ln125_2

]]></Node>
<StgValue><ssdm name="sub_ln125_4"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:32  %tmp_9_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125_4, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="27">
<![CDATA[
hls_label_5_begin:33  %zext_ln125_4 = zext i27 %tmp_9_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_5_begin:34  %sub_ln125_5 = sub i28 0, %zext_ln125_4

]]></Node>
<StgValue><ssdm name="sub_ln125_5"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:35  %tmp_10_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln125_2, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="27">
<![CDATA[
hls_label_5_begin:36  %zext_ln125_5 = zext i27 %tmp_10_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:48  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln125_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:49  %sub_ln125_6 = sub i32 0, %add_ln125_4

]]></Node>
<StgValue><ssdm name="sub_ln125_6"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:50  %tmp_11_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln125_6, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="27">
<![CDATA[
hls_label_5_begin:51  %zext_ln125_6 = zext i27 %tmp_11_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_5_begin:52  %sub_ln125_7 = sub i28 0, %zext_ln125_6

]]></Node>
<StgValue><ssdm name="sub_ln125_7"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:53  %tmp_12_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln125_4, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="27">
<![CDATA[
hls_label_5_begin:54  %zext_ln125_7 = zext i27 %tmp_12_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln125_7"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_5_begin:55  %select_ln125_3 = select i1 %tmp_5, i28 %sub_ln125_7, i28 %zext_ln125_7

]]></Node>
<StgValue><ssdm name="select_ln125_3"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="1"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_5_begin:56  %select_ln125_4 = select i1 %tmp_4, i28 %sub_ln125_5, i28 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="select_ln125_4"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_5_begin:57  %select_ln125_5 = select i1 %tmp_3, i28 %sub_ln125_3, i28 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="select_ln125_5"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln120_1" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_5_begin:58  %select_ln120_5 = select i1 %icmp_ln121, i28 %select_ln125_5, i28 %select_ln125

]]></Node>
<StgValue><ssdm name="select_ln120_5"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
<literal name="and_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_5_begin:59  %select_ln125_6 = select i1 %and_ln120_1, i28 %select_ln125_4, i28 %select_ln120_5

]]></Node>
<StgValue><ssdm name="select_ln125_6"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_5_begin:60  %select_ln122 = select i1 %and_ln125, i28 %select_ln125_3, i28 %select_ln125_6

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="60" op_0_bw="28">
<![CDATA[
hls_label_5_begin:61  %sext_ln122 = sext i28 %select_ln122 to i60

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
hls_label_5_begin:66  %add_ln180 = add i60 %zext_ln119_cast_i, %sext_ln122

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="168" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_5_begin:65  %tmp_V = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* %ABStream_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="60">
<![CDATA[
hls_label_5_begin:67  %sext_ln180 = sext i60 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_5_begin:68  %AB_V_addr = getelementptr i512* %AB_V, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="AB_V_addr"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %AB_V_addr_1_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %AB_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="AB_V_addr_1_i_wr_req"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5_begin:63  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5_begin:64  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
hls_label_5_end:0  call void @_ssdm_op_Write.m_axi.i512P(i512* %AB_V_addr, i512 %tmp_V, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5_end:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="177" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)

]]></Node>
<StgValue><ssdm name="AB_V_addr_1_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="178" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)

]]></Node>
<StgValue><ssdm name="AB_V_addr_1_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)

]]></Node>
<StgValue><ssdm name="AB_V_addr_1_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="180" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)

]]></Node>
<StgValue><ssdm name="AB_V_addr_1_i_wr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="181" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %AB_V_addr_1_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %AB_V_addr)

]]></Node>
<StgValue><ssdm name="AB_V_addr_1_i_wr_resp"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
BurstBB1:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
