ARM GAS  /tmp/ccv4yhsY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_pwr_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"
  20              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
  21              		.align	2
  24              	CHANNEL_OFFSET_TAB:
  25 0000 081C3044 		.ascii	"\010\0340DXl\200"
  25      586C80
  26              		.section	.text.HAL_PWREx_GetVoltageRange,"ax",%progbits
  27              		.align	1
  28              		.global	HAL_PWREx_GetVoltageRange
  29              		.syntax unified
  30              		.thumb
  31              		.thumb_func
  33              	HAL_PWREx_GetVoltageRange:
  34              	.LFB445:
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @file    stm32l4xx_hal_pwr_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief   Extended PWR HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *           + Extended Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @attention
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * All rights reserved.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * in the root directory of this software component.
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   ******************************************************************************
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #include "stm32l4xx_hal.h"
ARM GAS  /tmp/ccv4yhsY.s 			page 2


  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx PWREx
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR Extended HAL module driver
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #ifdef HAL_PWR_MODULE_ENABLED
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private define ------------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L431xx) || defined (STM32L432xx
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000000B) /* PH0/PH1/PH3 */
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x00000003) /* PH0/PH1 */
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #elif defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTH_AVAILABLE_PINS   ((uint32_t)0x0000FFFF) /* PH0..PH15 */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_PORTI_AVAILABLE_PINS   ((uint32_t)0x00000FFF) /* PI0..PI11 */
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVM
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVM thresh
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVM trig
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PVM_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVM tri
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VO
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @}
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccv4yhsY.s 			page 3


  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private variables ---------------------------------------------------------*/
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Private function prototypes -----------------------------------------------*/
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* Exported functions --------------------------------------------------------*/
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *  @brief   Extended Peripheral Control functions
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @verbatim
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****               ##### Extended Peripheral Initialization and de-initialization functions #####
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****  ===============================================================================
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     [..]
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** @endverbatim
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @{
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Return Voltage Scaling Range.
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** uint32_t HAL_PWREx_GetVoltageRange(void)
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  35              		.loc 1 115 1
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39              		@ link register save eliminated.
  40 0000 80B4     		push	{r7}
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 7, -4
  43 0002 00AF     		add	r7, sp, #0
  44              		.cfi_def_cfa_register 7
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE2;
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1;
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
ARM GAS  /tmp/ccv4yhsY.s 			page 4


 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return  (PWR->CR1 & PWR_CR1_VOS);
  45              		.loc 1 131 15
  46 0004 044B     		ldr	r3, .L3
  47 0006 1B68     		ldr	r3, [r3]
  48              		.loc 1 131 21
  49 0008 03F4C063 		and	r3, r3, #1536
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
  50              		.loc 1 133 1
  51 000c 1846     		mov	r0, r3
  52 000e BD46     		mov	sp, r7
  53              		.cfi_def_cfa_register 13
  54              		@ sp needed
  55 0010 5DF8047B 		ldr	r7, [sp], #4
  56              		.cfi_restore 7
  57              		.cfi_def_cfa_offset 0
  58 0014 7047     		bx	lr
  59              	.L4:
  60 0016 00BF     		.align	2
  61              	.L3:
  62 0018 00700040 		.word	1073770496
  63              		.cfi_endproc
  64              	.LFE445:
  66              		.section	.text.HAL_PWREx_ControlVoltageScaling,"ax",%progbits
  67              		.align	1
  68              		.global	HAL_PWREx_ControlVoltageScaling
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	HAL_PWREx_ControlVoltageScaling:
  74              	.LFB446:
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the main internal regulator output voltage.
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  VoltageScaling specifies the regulator output voltage to achieve
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         a tradeoff between performance and power consumption.
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @if STM32L4S9xx
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage outpu
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 120 MHz.
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   @endif
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.2 V,
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 80 MHz.
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                typical output voltage at 1.0 V,
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *                                                system frequency up to 26 MHz.
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When moving from Range 2 to Range 1, the system frequency can be increased to
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        a value up to 80 MHz after calling HAL_PWREx_ControlVoltageScaling() API. For
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        some devices, the system frequency can be increased up to 120 MHz.
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
ARM GAS  /tmp/ccv4yhsY.s 			page 5


 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        cleared before returning the status. If the flag is not cleared within
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        50 microseconds, HAL_TIMEOUT status is reported.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
  75              		.loc 1 164 1
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 16
  78              		@ frame_needed = 1, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80 0000 80B4     		push	{r7}
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 85B0     		sub	sp, sp, #20
  84              		.cfi_def_cfa_offset 24
  85 0004 00AF     		add	r7, sp, #0
  86              		.cfi_def_cfa_register 7
  87 0006 7860     		str	r0, [r7, #4]
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR5_R1MODE)
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is enabled */
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 1 normal or boost mode */
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Enable Range 1 Boost (no issue if bit already reset) */
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* If current range is range 2 */
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
ARM GAS  /tmp/ccv4yhsY.s 			page 6


 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Make sure Range 1 Boost is disabled */
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      /* If current range is range 1 normal or boost mode */
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     else
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Disable Range 1 Boost (no issue if bit already set) */
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Set Range 2 */
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* No need to wait for VOSF to be cleared for this transition */
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* If Set Range 1 */
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  88              		.loc 1 239 6
  89 0008 7B68     		ldr	r3, [r7, #4]
  90 000a B3F5007F 		cmp	r3, #512
  91 000e 30D1     		bne	.L6
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
  92              		.loc 1 241 9
  93 0010 234B     		ldr	r3, .L12
  94 0012 1B68     		ldr	r3, [r3]
  95 0014 03F4C063 		and	r3, r3, #1536
  96              		.loc 1 241 8
  97 0018 B3F5007F 		cmp	r3, #512
  98 001c 38D0     		beq	.L7
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 1 */
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
  99              		.loc 1 244 7
 100 001e 204B     		ldr	r3, .L12
 101 0020 1B68     		ldr	r3, [r3]
 102 0022 23F4C063 		bic	r3, r3, #1536
ARM GAS  /tmp/ccv4yhsY.s 			page 7


 103 0026 1E4A     		ldr	r2, .L12
 104 0028 43F40073 		orr	r3, r3, #512
 105 002c 1360     		str	r3, [r2]
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Wait until VOSF is cleared */
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 106              		.loc 1 247 53
 107 002e 1D4B     		ldr	r3, .L12+4
 108 0030 1B68     		ldr	r3, [r3]
 109 0032 3222     		movs	r2, #50
 110 0034 02FB03F3 		mul	r3, r2, r3
 111              		.loc 1 247 72
 112 0038 1B4A     		ldr	r2, .L12+8
 113 003a A2FB0323 		umull	r2, r3, r2, r3
 114 003e 9B0C     		lsrs	r3, r3, #18
 115              		.loc 1 247 23
 116 0040 0133     		adds	r3, r3, #1
 117 0042 FB60     		str	r3, [r7, #12]
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 118              		.loc 1 248 13
 119 0044 02E0     		b	.L8
 120              	.L10:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         wait_loop_index--;
 121              		.loc 1 250 24
 122 0046 FB68     		ldr	r3, [r7, #12]
 123 0048 013B     		subs	r3, r3, #1
 124 004a FB60     		str	r3, [r7, #12]
 125              	.L8:
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 126              		.loc 1 248 15
 127 004c 144B     		ldr	r3, .L12
 128 004e 5B69     		ldr	r3, [r3, #20]
 129 0050 03F48063 		and	r3, r3, #1024
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 130              		.loc 1 248 55
 131 0054 B3F5806F 		cmp	r3, #1024
 132 0058 02D1     		bne	.L9
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 133              		.loc 1 248 55 is_stmt 0 discriminator 1
 134 005a FB68     		ldr	r3, [r7, #12]
 135 005c 002B     		cmp	r3, #0
 136 005e F2D1     		bne	.L10
 137              	.L9:
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 138              		.loc 1 252 11 is_stmt 1
 139 0060 0F4B     		ldr	r3, .L12
 140 0062 5B69     		ldr	r3, [r3, #20]
 141 0064 03F48063 		and	r3, r3, #1024
 142              		.loc 1 252 10
 143 0068 B3F5806F 		cmp	r3, #1024
 144 006c 10D1     		bne	.L7
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         return HAL_TIMEOUT;
 145              		.loc 1 254 16
 146 006e 0323     		movs	r3, #3
ARM GAS  /tmp/ccv4yhsY.s 			page 8


 147 0070 0FE0     		b	.L11
 148              	.L6:
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 149              		.loc 1 260 9
 150 0072 0B4B     		ldr	r3, .L12
 151 0074 1B68     		ldr	r3, [r3]
 152 0076 03F4C063 		and	r3, r3, #1536
 153              		.loc 1 260 8
 154 007a B3F5806F 		cmp	r3, #1024
 155 007e 07D0     		beq	.L7
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     {
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Set Range 2 */
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 156              		.loc 1 263 7
 157 0080 074B     		ldr	r3, .L12
 158 0082 1B68     		ldr	r3, [r3]
 159 0084 23F4C063 		bic	r3, r3, #1536
 160 0088 054A     		ldr	r2, .L12
 161 008a 43F48063 		orr	r3, r3, #1024
 162 008e 1360     		str	r3, [r2]
 163              	.L7:
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* No need to wait for VOSF to be cleared for this transition */
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     }
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 164              		.loc 1 269 10
 165 0090 0023     		movs	r3, #0
 166              	.L11:
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 167              		.loc 1 270 1
 168 0092 1846     		mov	r0, r3
 169 0094 1437     		adds	r7, r7, #20
 170              		.cfi_def_cfa_offset 4
 171 0096 BD46     		mov	sp, r7
 172              		.cfi_def_cfa_register 13
 173              		@ sp needed
 174 0098 5DF8047B 		ldr	r7, [sp], #4
 175              		.cfi_restore 7
 176              		.cfi_def_cfa_offset 0
 177 009c 7047     		bx	lr
 178              	.L13:
 179 009e 00BF     		.align	2
 180              	.L12:
 181 00a0 00700040 		.word	1073770496
 182 00a4 00000000 		.word	SystemCoreClock
 183 00a8 83DE1B43 		.word	1125899907
 184              		.cfi_endproc
 185              	.LFE446:
 187              		.section	.text.HAL_PWREx_EnableBatteryCharging,"ax",%progbits
 188              		.align	1
ARM GAS  /tmp/ccv4yhsY.s 			page 9


 189              		.global	HAL_PWREx_EnableBatteryCharging
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	HAL_PWREx_EnableBatteryCharging:
 195              	.LFB447:
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable battery charging.
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        When VDD is present, charge the external battery on VBAT through an internal resistor.
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  ResistorSelection specifies the resistor impedance.
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 196              		.loc 1 283 1
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 8
 199              		@ frame_needed = 1, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201 0000 80B4     		push	{r7}
 202              		.cfi_def_cfa_offset 4
 203              		.cfi_offset 7, -4
 204 0002 83B0     		sub	sp, sp, #12
 205              		.cfi_def_cfa_offset 16
 206 0004 00AF     		add	r7, sp, #0
 207              		.cfi_def_cfa_register 7
 208 0006 7860     		str	r0, [r7, #4]
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Specify resistor selection */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 209              		.loc 1 287 3
 210 0008 094B     		ldr	r3, .L15
 211 000a DB68     		ldr	r3, [r3, #12]
 212 000c 23F40072 		bic	r2, r3, #512
 213 0010 0749     		ldr	r1, .L15
 214 0012 7B68     		ldr	r3, [r7, #4]
 215 0014 1343     		orrs	r3, r3, r2
 216 0016 CB60     		str	r3, [r1, #12]
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Enable battery charging */
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
 217              		.loc 1 290 3
 218 0018 054B     		ldr	r3, .L15
 219 001a DB68     		ldr	r3, [r3, #12]
 220 001c 044A     		ldr	r2, .L15
 221 001e 43F48073 		orr	r3, r3, #256
 222 0022 D360     		str	r3, [r2, #12]
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 223              		.loc 1 291 1
 224 0024 00BF     		nop
 225 0026 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccv4yhsY.s 			page 10


 226              		.cfi_def_cfa_offset 4
 227 0028 BD46     		mov	sp, r7
 228              		.cfi_def_cfa_register 13
 229              		@ sp needed
 230 002a 5DF8047B 		ldr	r7, [sp], #4
 231              		.cfi_restore 7
 232              		.cfi_def_cfa_offset 0
 233 002e 7047     		bx	lr
 234              	.L16:
 235              		.align	2
 236              	.L15:
 237 0030 00700040 		.word	1073770496
 238              		.cfi_endproc
 239              	.LFE447:
 241              		.section	.text.HAL_PWREx_DisableBatteryCharging,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_PWREx_DisableBatteryCharging
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	HAL_PWREx_DisableBatteryCharging:
 249              	.LFB448:
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable battery charging.
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBatteryCharging(void)
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 250              		.loc 1 299 1
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 1, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255 0000 80B4     		push	{r7}
 256              		.cfi_def_cfa_offset 4
 257              		.cfi_offset 7, -4
 258 0002 00AF     		add	r7, sp, #0
 259              		.cfi_def_cfa_register 7
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 260              		.loc 1 300 3
 261 0004 054B     		ldr	r3, .L18
 262 0006 DB68     		ldr	r3, [r3, #12]
 263 0008 044A     		ldr	r2, .L18
 264 000a 23F48073 		bic	r3, r3, #256
 265 000e D360     		str	r3, [r2, #12]
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 266              		.loc 1 301 1
 267 0010 00BF     		nop
 268 0012 BD46     		mov	sp, r7
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 0014 5DF8047B 		ldr	r7, [sp], #4
 272              		.cfi_restore 7
 273              		.cfi_def_cfa_offset 0
 274 0018 7047     		bx	lr
ARM GAS  /tmp/ccv4yhsY.s 			page 11


 275              	.L19:
 276 001a 00BF     		.align	2
 277              	.L18:
 278 001c 00700040 		.word	1073770496
 279              		.cfi_endproc
 280              	.LFE448:
 282              		.section	.text.HAL_PWREx_EnableVddUSB,"ax",%progbits
 283              		.align	1
 284              		.global	HAL_PWREx_EnableVddUSB
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	HAL_PWREx_EnableVddUSB:
 290              	.LFB449:
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_USV)
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDUSB supply.
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddUSB(void)
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 291              		.loc 1 311 1
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 1, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296 0000 80B4     		push	{r7}
 297              		.cfi_def_cfa_offset 4
 298              		.cfi_offset 7, -4
 299 0002 00AF     		add	r7, sp, #0
 300              		.cfi_def_cfa_register 7
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 301              		.loc 1 312 3
 302 0004 054B     		ldr	r3, .L21
 303 0006 5B68     		ldr	r3, [r3, #4]
 304 0008 044A     		ldr	r2, .L21
 305 000a 43F48063 		orr	r3, r3, #1024
 306 000e 5360     		str	r3, [r2, #4]
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 307              		.loc 1 313 1
 308 0010 00BF     		nop
 309 0012 BD46     		mov	sp, r7
 310              		.cfi_def_cfa_register 13
 311              		@ sp needed
 312 0014 5DF8047B 		ldr	r7, [sp], #4
 313              		.cfi_restore 7
 314              		.cfi_def_cfa_offset 0
 315 0018 7047     		bx	lr
 316              	.L22:
 317 001a 00BF     		.align	2
 318              	.L21:
 319 001c 00700040 		.word	1073770496
 320              		.cfi_endproc
 321              	.LFE449:
ARM GAS  /tmp/ccv4yhsY.s 			page 12


 323              		.section	.text.HAL_PWREx_DisableVddUSB,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_PWREx_DisableVddUSB
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	HAL_PWREx_DisableVddUSB:
 331              	.LFB450:
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDUSB supply.
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddUSB(void)
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 332              		.loc 1 321 1
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 1, uses_anonymous_args = 0
 336              		@ link register save eliminated.
 337 0000 80B4     		push	{r7}
 338              		.cfi_def_cfa_offset 4
 339              		.cfi_offset 7, -4
 340 0002 00AF     		add	r7, sp, #0
 341              		.cfi_def_cfa_register 7
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 342              		.loc 1 322 3
 343 0004 054B     		ldr	r3, .L24
 344 0006 5B68     		ldr	r3, [r3, #4]
 345 0008 044A     		ldr	r2, .L24
 346 000a 23F48063 		bic	r3, r3, #1024
 347 000e 5360     		str	r3, [r2, #4]
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 348              		.loc 1 323 1
 349 0010 00BF     		nop
 350 0012 BD46     		mov	sp, r7
 351              		.cfi_def_cfa_register 13
 352              		@ sp needed
 353 0014 5DF8047B 		ldr	r7, [sp], #4
 354              		.cfi_restore 7
 355              		.cfi_def_cfa_offset 0
 356 0018 7047     		bx	lr
 357              	.L25:
 358 001a 00BF     		.align	2
 359              	.L24:
 360 001c 00700040 		.word	1073770496
 361              		.cfi_endproc
 362              	.LFE450:
 364              		.section	.text.HAL_PWREx_EnableVddIO2,"ax",%progbits
 365              		.align	1
 366              		.global	HAL_PWREx_EnableVddIO2
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 371              	HAL_PWREx_EnableVddIO2:
 372              	.LFB451:
ARM GAS  /tmp/ccv4yhsY.s 			page 13


 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_USV */
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_IOSV)
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable VDDIO2 supply.
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableVddIO2(void)
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 373              		.loc 1 333 1
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 1, uses_anonymous_args = 0
 377              		@ link register save eliminated.
 378 0000 80B4     		push	{r7}
 379              		.cfi_def_cfa_offset 4
 380              		.cfi_offset 7, -4
 381 0002 00AF     		add	r7, sp, #0
 382              		.cfi_def_cfa_register 7
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 383              		.loc 1 334 3
 384 0004 054B     		ldr	r3, .L27
 385 0006 5B68     		ldr	r3, [r3, #4]
 386 0008 044A     		ldr	r2, .L27
 387 000a 43F40073 		orr	r3, r3, #512
 388 000e 5360     		str	r3, [r2, #4]
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 389              		.loc 1 335 1
 390 0010 00BF     		nop
 391 0012 BD46     		mov	sp, r7
 392              		.cfi_def_cfa_register 13
 393              		@ sp needed
 394 0014 5DF8047B 		ldr	r7, [sp], #4
 395              		.cfi_restore 7
 396              		.cfi_def_cfa_offset 0
 397 0018 7047     		bx	lr
 398              	.L28:
 399 001a 00BF     		.align	2
 400              	.L27:
 401 001c 00700040 		.word	1073770496
 402              		.cfi_endproc
 403              	.LFE451:
 405              		.section	.text.HAL_PWREx_DisableVddIO2,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_PWREx_DisableVddIO2
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	HAL_PWREx_DisableVddIO2:
 413              	.LFB452:
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable VDDIO2 supply.
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
ARM GAS  /tmp/ccv4yhsY.s 			page 14


 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableVddIO2(void)
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 414              		.loc 1 343 1
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 1, uses_anonymous_args = 0
 418              		@ link register save eliminated.
 419 0000 80B4     		push	{r7}
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 7, -4
 422 0002 00AF     		add	r7, sp, #0
 423              		.cfi_def_cfa_register 7
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 424              		.loc 1 344 3
 425 0004 054B     		ldr	r3, .L30
 426 0006 5B68     		ldr	r3, [r3, #4]
 427 0008 044A     		ldr	r2, .L30
 428 000a 23F40073 		bic	r3, r3, #512
 429 000e 5360     		str	r3, [r2, #4]
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 430              		.loc 1 345 1
 431 0010 00BF     		nop
 432 0012 BD46     		mov	sp, r7
 433              		.cfi_def_cfa_register 13
 434              		@ sp needed
 435 0014 5DF8047B 		ldr	r7, [sp], #4
 436              		.cfi_restore 7
 437              		.cfi_def_cfa_offset 0
 438 0018 7047     		bx	lr
 439              	.L31:
 440 001a 00BF     		.align	2
 441              	.L30:
 442 001c 00700040 		.word	1073770496
 443              		.cfi_endproc
 444              	.LFE452:
 446              		.section	.text.HAL_PWREx_EnableInternalWakeUpLine,"ax",%progbits
 447              		.align	1
 448              		.global	HAL_PWREx_EnableInternalWakeUpLine
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 453              	HAL_PWREx_EnableInternalWakeUpLine:
 454              	.LFB453:
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_IOSV */
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Internal Wake-up Line.
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableInternalWakeUpLine(void)
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 455              		.loc 1 354 1
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 1, uses_anonymous_args = 0
 459              		@ link register save eliminated.
ARM GAS  /tmp/ccv4yhsY.s 			page 15


 460 0000 80B4     		push	{r7}
 461              		.cfi_def_cfa_offset 4
 462              		.cfi_offset 7, -4
 463 0002 00AF     		add	r7, sp, #0
 464              		.cfi_def_cfa_register 7
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 465              		.loc 1 355 3
 466 0004 054B     		ldr	r3, .L33
 467 0006 9B68     		ldr	r3, [r3, #8]
 468 0008 044A     		ldr	r2, .L33
 469 000a 43F40043 		orr	r3, r3, #32768
 470 000e 9360     		str	r3, [r2, #8]
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 471              		.loc 1 356 1
 472 0010 00BF     		nop
 473 0012 BD46     		mov	sp, r7
 474              		.cfi_def_cfa_register 13
 475              		@ sp needed
 476 0014 5DF8047B 		ldr	r7, [sp], #4
 477              		.cfi_restore 7
 478              		.cfi_def_cfa_offset 0
 479 0018 7047     		bx	lr
 480              	.L34:
 481 001a 00BF     		.align	2
 482              	.L33:
 483 001c 00700040 		.word	1073770496
 484              		.cfi_endproc
 485              	.LFE453:
 487              		.section	.text.HAL_PWREx_DisableInternalWakeUpLine,"ax",%progbits
 488              		.align	1
 489              		.global	HAL_PWREx_DisableInternalWakeUpLine
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	HAL_PWREx_DisableInternalWakeUpLine:
 495              	.LFB454:
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Internal Wake-up Line.
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableInternalWakeUpLine(void)
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 496              		.loc 1 364 1
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 1, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 501 0000 80B4     		push	{r7}
 502              		.cfi_def_cfa_offset 4
 503              		.cfi_offset 7, -4
 504 0002 00AF     		add	r7, sp, #0
 505              		.cfi_def_cfa_register 7
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 506              		.loc 1 365 3
 507 0004 054B     		ldr	r3, .L36
ARM GAS  /tmp/ccv4yhsY.s 			page 16


 508 0006 9B68     		ldr	r3, [r3, #8]
 509 0008 044A     		ldr	r2, .L36
 510 000a 23F40043 		bic	r3, r3, #32768
 511 000e 9360     		str	r3, [r2, #8]
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 512              		.loc 1 366 1
 513 0010 00BF     		nop
 514 0012 BD46     		mov	sp, r7
 515              		.cfi_def_cfa_register 13
 516              		@ sp needed
 517 0014 5DF8047B 		ldr	r7, [sp], #4
 518              		.cfi_restore 7
 519              		.cfi_def_cfa_offset 0
 520 0018 7047     		bx	lr
 521              	.L37:
 522 001a 00BF     		.align	2
 523              	.L36:
 524 001c 00700040 		.word	1073770496
 525              		.cfi_endproc
 526              	.LFE454:
 528              		.section	.text.HAL_PWREx_EnableGPIOPullUp,"ax",%progbits
 529              		.align	1
 530              		.global	HAL_PWREx_EnableGPIOPullUp
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	HAL_PWREx_EnableGPIOPullUp:
 536              	.LFB455:
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-up state in Standby and Shutdown modes.
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-up state in Standby and Shutdown modes.
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 537              		.loc 1 392 1
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /tmp/ccv4yhsY.s 			page 17


 540              		@ frame_needed = 1, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 542 0000 80B4     		push	{r7}
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 7, -4
 545 0002 85B0     		sub	sp, sp, #20
 546              		.cfi_def_cfa_offset 24
 547 0004 00AF     		add	r7, sp, #0
 548              		.cfi_def_cfa_register 7
 549 0006 7860     		str	r0, [r7, #4]
 550 0008 3960     		str	r1, [r7]
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 551              		.loc 1 393 21
 552 000a 0023     		movs	r3, #0
 553 000c FB73     		strb	r3, [r7, #15]
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 554              		.loc 1 398 3
 555 000e 7B68     		ldr	r3, [r7, #4]
 556 0010 072B     		cmp	r3, #7
 557 0012 00F28D80 		bhi	.L39
 558 0016 01A2     		adr	r2, .L41
 559 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 560              		.p2align 2
 561              	.L41:
 562 001c 3D000000 		.word	.L48+1
 563 0020 61000000 		.word	.L47+1
 564 0024 81000000 		.word	.L46+1
 565 0028 9D000000 		.word	.L45+1
 566 002c B9000000 		.word	.L44+1
 567 0030 D5000000 		.word	.L43+1
 568 0034 F1000000 		.word	.L42+1
 569 0038 0D010000 		.word	.L40+1
 570              		.p2align 1
 571              	.L48:
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 572              		.loc 1 401 8
 573 003c 414B     		ldr	r3, .L51
 574 003e 1A6A     		ldr	r2, [r3, #32]
 575 0040 3B68     		ldr	r3, [r7]
 576 0042 23F48043 		bic	r3, r3, #16384
 577 0046 3F49     		ldr	r1, .L51
 578 0048 1343     		orrs	r3, r3, r2
 579 004a 0B62     		str	r3, [r1, #32]
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 580              		.loc 1 402 8
 581 004c 3D4B     		ldr	r3, .L51
 582 004e 5A6A     		ldr	r2, [r3, #36]
 583 0050 3B68     		ldr	r3, [r7]
 584 0052 23F42043 		bic	r3, r3, #40960
 585 0056 DB43     		mvns	r3, r3
 586 0058 3A49     		ldr	r1, .L51
ARM GAS  /tmp/ccv4yhsY.s 			page 18


 587 005a 1340     		ands	r3, r3, r2
 588 005c 4B62     		str	r3, [r1, #36]
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 589              		.loc 1 403 8
 590 005e 6AE0     		b	.L49
 591              	.L47:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRB, GPIONumber);
 592              		.loc 1 405 8
 593 0060 384B     		ldr	r3, .L51
 594 0062 9A6A     		ldr	r2, [r3, #40]
 595 0064 3749     		ldr	r1, .L51
 596 0066 3B68     		ldr	r3, [r7]
 597 0068 1343     		orrs	r3, r3, r2
 598 006a 8B62     		str	r3, [r1, #40]
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 599              		.loc 1 406 8
 600 006c 354B     		ldr	r3, .L51
 601 006e DA6A     		ldr	r2, [r3, #44]
 602 0070 3B68     		ldr	r3, [r7]
 603 0072 23F01003 		bic	r3, r3, #16
 604 0076 DB43     		mvns	r3, r3
 605 0078 3249     		ldr	r1, .L51
 606 007a 1340     		ands	r3, r3, r2
 607 007c CB62     		str	r3, [r1, #44]
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 608              		.loc 1 407 8
 609 007e 5AE0     		b	.L49
 610              	.L46:
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRC, GPIONumber);
 611              		.loc 1 409 8
 612 0080 304B     		ldr	r3, .L51
 613 0082 1A6B     		ldr	r2, [r3, #48]
 614 0084 2F49     		ldr	r1, .L51
 615 0086 3B68     		ldr	r3, [r7]
 616 0088 1343     		orrs	r3, r3, r2
 617 008a 0B63     		str	r3, [r1, #48]
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 618              		.loc 1 410 8
 619 008c 2D4B     		ldr	r3, .L51
 620 008e 5A6B     		ldr	r2, [r3, #52]
 621 0090 3B68     		ldr	r3, [r7]
 622 0092 DB43     		mvns	r3, r3
 623 0094 2B49     		ldr	r1, .L51
 624 0096 1340     		ands	r3, r3, r2
 625 0098 4B63     		str	r3, [r1, #52]
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 626              		.loc 1 411 8
 627 009a 4CE0     		b	.L49
 628              	.L45:
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRD, GPIONumber);
 629              		.loc 1 414 8
 630 009c 294B     		ldr	r3, .L51
 631 009e 9A6B     		ldr	r2, [r3, #56]
ARM GAS  /tmp/ccv4yhsY.s 			page 19


 632 00a0 2849     		ldr	r1, .L51
 633 00a2 3B68     		ldr	r3, [r7]
 634 00a4 1343     		orrs	r3, r3, r2
 635 00a6 8B63     		str	r3, [r1, #56]
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 636              		.loc 1 415 8
 637 00a8 264B     		ldr	r3, .L51
 638 00aa DA6B     		ldr	r2, [r3, #60]
 639 00ac 3B68     		ldr	r3, [r7]
 640 00ae DB43     		mvns	r3, r3
 641 00b0 2449     		ldr	r1, .L51
 642 00b2 1340     		ands	r3, r3, r2
 643 00b4 CB63     		str	r3, [r1, #60]
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 644              		.loc 1 416 8
 645 00b6 3EE0     		b	.L49
 646              	.L44:
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRE, GPIONumber);
 647              		.loc 1 420 8
 648 00b8 224B     		ldr	r3, .L51
 649 00ba 1A6C     		ldr	r2, [r3, #64]
 650 00bc 2149     		ldr	r1, .L51
 651 00be 3B68     		ldr	r3, [r7]
 652 00c0 1343     		orrs	r3, r3, r2
 653 00c2 0B64     		str	r3, [r1, #64]
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 654              		.loc 1 421 8
 655 00c4 1F4B     		ldr	r3, .L51
 656 00c6 5A6C     		ldr	r2, [r3, #68]
 657 00c8 3B68     		ldr	r3, [r7]
 658 00ca DB43     		mvns	r3, r3
 659 00cc 1D49     		ldr	r1, .L51
 660 00ce 1340     		ands	r3, r3, r2
 661 00d0 4B64     		str	r3, [r1, #68]
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 662              		.loc 1 422 8
 663 00d2 30E0     		b	.L49
 664              	.L43:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRF, GPIONumber);
 665              		.loc 1 426 8
 666 00d4 1B4B     		ldr	r3, .L51
 667 00d6 9A6C     		ldr	r2, [r3, #72]
 668 00d8 1A49     		ldr	r1, .L51
 669 00da 3B68     		ldr	r3, [r7]
 670 00dc 1343     		orrs	r3, r3, r2
 671 00de 8B64     		str	r3, [r1, #72]
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 672              		.loc 1 427 8
 673 00e0 184B     		ldr	r3, .L51
 674 00e2 DA6C     		ldr	r2, [r3, #76]
 675 00e4 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccv4yhsY.s 			page 20


 676 00e6 DB43     		mvns	r3, r3
 677 00e8 1649     		ldr	r1, .L51
 678 00ea 1340     		ands	r3, r3, r2
 679 00ec CB64     		str	r3, [r1, #76]
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 680              		.loc 1 428 8
 681 00ee 22E0     		b	.L49
 682              	.L42:
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRG, GPIONumber);
 683              		.loc 1 432 8
 684 00f0 144B     		ldr	r3, .L51
 685 00f2 1A6D     		ldr	r2, [r3, #80]
 686 00f4 1349     		ldr	r1, .L51
 687 00f6 3B68     		ldr	r3, [r7]
 688 00f8 1343     		orrs	r3, r3, r2
 689 00fa 0B65     		str	r3, [r1, #80]
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
 690              		.loc 1 433 8
 691 00fc 114B     		ldr	r3, .L51
 692 00fe 5A6D     		ldr	r2, [r3, #84]
 693 0100 3B68     		ldr	r3, [r7]
 694 0102 DB43     		mvns	r3, r3
 695 0104 0F49     		ldr	r1, .L51
 696 0106 1340     		ands	r3, r3, r2
 697 0108 4B65     		str	r3, [r1, #84]
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 698              		.loc 1 434 8
 699 010a 14E0     		b	.L49
 700              	.L40:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 701              		.loc 1 437 8
 702 010c 0D4B     		ldr	r3, .L51
 703 010e 9A6D     		ldr	r2, [r3, #88]
 704 0110 3B68     		ldr	r3, [r7]
 705 0112 03F00303 		and	r3, r3, #3
 706 0116 0B49     		ldr	r1, .L51
 707 0118 1343     		orrs	r3, r3, r2
 708 011a 8B65     		str	r3, [r1, #88]
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 709              		.loc 1 441 8
 710 011c 094B     		ldr	r3, .L51
 711 011e DA6D     		ldr	r2, [r3, #92]
 712 0120 3B68     		ldr	r3, [r7]
 713 0122 03F00303 		and	r3, r3, #3
 714 0126 DB43     		mvns	r3, r3
 715 0128 0649     		ldr	r1, .L51
 716 012a 1340     		ands	r3, r3, r2
 717 012c CB65     		str	r3, [r1, #92]
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
ARM GAS  /tmp/ccv4yhsY.s 			page 21


 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 718              		.loc 1 443 8
 719 012e 02E0     		b	.L49
 720              	.L39:
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 721              		.loc 1 451 14
 722 0130 0123     		movs	r3, #1
 723 0132 FB73     		strb	r3, [r7, #15]
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 724              		.loc 1 452 7
 725 0134 00BF     		nop
 726              	.L49:
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 727              		.loc 1 455 10
 728 0136 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 729              		.loc 1 456 1
 730 0138 1846     		mov	r0, r3
 731 013a 1437     		adds	r7, r7, #20
 732              		.cfi_def_cfa_offset 4
 733 013c BD46     		mov	sp, r7
 734              		.cfi_def_cfa_register 13
 735              		@ sp needed
 736 013e 5DF8047B 		ldr	r7, [sp], #4
 737              		.cfi_restore 7
 738              		.cfi_def_cfa_offset 0
 739 0142 7047     		bx	lr
 740              	.L52:
 741              		.align	2
 742              	.L51:
 743 0144 00700040 		.word	1073770496
 744              		.cfi_endproc
 745              	.LFE455:
 747              		.section	.text.HAL_PWREx_DisableGPIOPullUp,"ax",%progbits
 748              		.align	1
 749              		.global	HAL_PWREx_DisableGPIOPullUp
 750              		.syntax unified
 751              		.thumb
 752              		.thumb_func
 754              	HAL_PWREx_DisableGPIOPullUp:
 755              	.LFB456:
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-up state in Standby and Shutdown modes.
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input
ARM GAS  /tmp/ccv4yhsY.s 			page 22


 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 756              		.loc 1 475 1
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 16
 759              		@ frame_needed = 1, uses_anonymous_args = 0
 760              		@ link register save eliminated.
 761 0000 80B4     		push	{r7}
 762              		.cfi_def_cfa_offset 4
 763              		.cfi_offset 7, -4
 764 0002 85B0     		sub	sp, sp, #20
 765              		.cfi_def_cfa_offset 24
 766 0004 00AF     		add	r7, sp, #0
 767              		.cfi_def_cfa_register 7
 768 0006 7860     		str	r0, [r7, #4]
 769 0008 3960     		str	r1, [r7]
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 770              		.loc 1 476 21
 771 000a 0023     		movs	r3, #0
 772 000c FB73     		strb	r3, [r7, #15]
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 773              		.loc 1 481 3
 774 000e 7B68     		ldr	r3, [r7, #4]
 775 0010 072B     		cmp	r3, #7
 776 0012 57D8     		bhi	.L54
 777 0014 01A2     		adr	r2, .L56
 778 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 779 001a 00BF     		.p2align 2
 780              	.L56:
 781 001c 3D000000 		.word	.L63+1
 782 0020 51000000 		.word	.L62+1
 783 0024 61000000 		.word	.L61+1
 784 0028 71000000 		.word	.L60+1
 785 002c 81000000 		.word	.L59+1
 786 0030 91000000 		.word	.L58+1
 787 0034 A1000000 		.word	.L57+1
 788 0038 B1000000 		.word	.L55+1
 789              		.p2align 1
 790              	.L63:
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 791              		.loc 1 484 8
ARM GAS  /tmp/ccv4yhsY.s 			page 23


 792 003c 264B     		ldr	r3, .L66
 793 003e 1A6A     		ldr	r2, [r3, #32]
 794 0040 3B68     		ldr	r3, [r7]
 795 0042 23F48043 		bic	r3, r3, #16384
 796 0046 DB43     		mvns	r3, r3
 797 0048 2349     		ldr	r1, .L66
 798 004a 1340     		ands	r3, r3, r2
 799 004c 0B62     		str	r3, [r1, #32]
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 800              		.loc 1 485 8
 801 004e 3CE0     		b	.L64
 802              	.L62:
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 803              		.loc 1 487 8
 804 0050 214B     		ldr	r3, .L66
 805 0052 9A6A     		ldr	r2, [r3, #40]
 806 0054 3B68     		ldr	r3, [r7]
 807 0056 DB43     		mvns	r3, r3
 808 0058 1F49     		ldr	r1, .L66
 809 005a 1340     		ands	r3, r3, r2
 810 005c 8B62     		str	r3, [r1, #40]
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 811              		.loc 1 488 8
 812 005e 34E0     		b	.L64
 813              	.L61:
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 814              		.loc 1 490 8
 815 0060 1D4B     		ldr	r3, .L66
 816 0062 1A6B     		ldr	r2, [r3, #48]
 817 0064 3B68     		ldr	r3, [r7]
 818 0066 DB43     		mvns	r3, r3
 819 0068 1B49     		ldr	r1, .L66
 820 006a 1340     		ands	r3, r3, r2
 821 006c 0B63     		str	r3, [r1, #48]
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 822              		.loc 1 491 8
 823 006e 2CE0     		b	.L64
 824              	.L60:
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 825              		.loc 1 494 8
 826 0070 194B     		ldr	r3, .L66
 827 0072 9A6B     		ldr	r2, [r3, #56]
 828 0074 3B68     		ldr	r3, [r7]
 829 0076 DB43     		mvns	r3, r3
 830 0078 1749     		ldr	r1, .L66
 831 007a 1340     		ands	r3, r3, r2
 832 007c 8B63     		str	r3, [r1, #56]
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 833              		.loc 1 495 8
 834 007e 24E0     		b	.L64
 835              	.L59:
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
ARM GAS  /tmp/ccv4yhsY.s 			page 24


 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 836              		.loc 1 499 8
 837 0080 154B     		ldr	r3, .L66
 838 0082 1A6C     		ldr	r2, [r3, #64]
 839 0084 3B68     		ldr	r3, [r7]
 840 0086 DB43     		mvns	r3, r3
 841 0088 1349     		ldr	r1, .L66
 842 008a 1340     		ands	r3, r3, r2
 843 008c 0B64     		str	r3, [r1, #64]
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 844              		.loc 1 500 8
 845 008e 1CE0     		b	.L64
 846              	.L58:
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 847              		.loc 1 504 8
 848 0090 114B     		ldr	r3, .L66
 849 0092 9A6C     		ldr	r2, [r3, #72]
 850 0094 3B68     		ldr	r3, [r7]
 851 0096 DB43     		mvns	r3, r3
 852 0098 0F49     		ldr	r1, .L66
 853 009a 1340     		ands	r3, r3, r2
 854 009c 8B64     		str	r3, [r1, #72]
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 855              		.loc 1 505 8
 856 009e 14E0     		b	.L64
 857              	.L57:
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 858              		.loc 1 509 8
 859 00a0 0D4B     		ldr	r3, .L66
 860 00a2 1A6D     		ldr	r2, [r3, #80]
 861 00a4 3B68     		ldr	r3, [r7]
 862 00a6 DB43     		mvns	r3, r3
 863 00a8 0B49     		ldr	r1, .L66
 864 00aa 1340     		ands	r3, r3, r2
 865 00ac 0B65     		str	r3, [r1, #80]
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 866              		.loc 1 510 8
 867 00ae 0CE0     		b	.L64
 868              	.L55:
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 869              		.loc 1 513 8
 870 00b0 094B     		ldr	r3, .L66
 871 00b2 9A6D     		ldr	r2, [r3, #88]
 872 00b4 3B68     		ldr	r3, [r7]
 873 00b6 03F00303 		and	r3, r3, #3
 874 00ba DB43     		mvns	r3, r3
 875 00bc 0649     		ldr	r1, .L66
 876 00be 1340     		ands	r3, r3, r2
ARM GAS  /tmp/ccv4yhsY.s 			page 25


 877 00c0 8B65     		str	r3, [r1, #88]
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 878              		.loc 1 514 8
 879 00c2 02E0     		b	.L64
 880              	.L54:
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        status = HAL_ERROR;
 881              		.loc 1 521 15
 882 00c4 0123     		movs	r3, #1
 883 00c6 FB73     		strb	r3, [r7, #15]
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 884              		.loc 1 522 8
 885 00c8 00BF     		nop
 886              	.L64:
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 887              		.loc 1 525 10
 888 00ca FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 889              		.loc 1 526 1
 890 00cc 1846     		mov	r0, r3
 891 00ce 1437     		adds	r7, r7, #20
 892              		.cfi_def_cfa_offset 4
 893 00d0 BD46     		mov	sp, r7
 894              		.cfi_def_cfa_register 13
 895              		@ sp needed
 896 00d2 5DF8047B 		ldr	r7, [sp], #4
 897              		.cfi_restore 7
 898              		.cfi_def_cfa_offset 0
 899 00d6 7047     		bx	lr
 900              	.L67:
 901              		.align	2
 902              	.L66:
 903 00d8 00700040 		.word	1073770496
 904              		.cfi_endproc
 905              	.LFE456:
 907              		.section	.text.HAL_PWREx_EnableGPIOPullDown,"ax",%progbits
 908              		.align	1
 909              		.global	HAL_PWREx_EnableGPIOPullDown
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	HAL_PWREx_EnableGPIOPullDown:
 915              	.LFB457:
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable GPIO pull-down state in Standby and Shutdown modes.
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        pull-down state in Standby and Shutdown modes.
ARM GAS  /tmp/ccv4yhsY.s 			page 26


 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  This state is effective in Standby and Shutdown modes only if APC bit
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The configuration is lost when exiting the Shutdown mode due to the
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        power-on reset, maintained when exiting the Standby mode.
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are set.
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to set
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 916              		.loc 1 552 1
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 16
 919              		@ frame_needed = 1, uses_anonymous_args = 0
 920              		@ link register save eliminated.
 921 0000 80B4     		push	{r7}
 922              		.cfi_def_cfa_offset 4
 923              		.cfi_offset 7, -4
 924 0002 85B0     		sub	sp, sp, #20
 925              		.cfi_def_cfa_offset 24
 926 0004 00AF     		add	r7, sp, #0
 927              		.cfi_def_cfa_register 7
 928 0006 7860     		str	r0, [r7, #4]
 929 0008 3960     		str	r1, [r7]
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 930              		.loc 1 553 21
 931 000a 0023     		movs	r3, #0
 932 000c FB73     		strb	r3, [r7, #15]
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
 933              		.loc 1 558 3
 934 000e 7B68     		ldr	r3, [r7, #4]
 935 0010 072B     		cmp	r3, #7
 936 0012 00F28D80 		bhi	.L69
 937 0016 01A2     		adr	r2, .L71
 938 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 939              		.p2align 2
 940              	.L71:
 941 001c 3D000000 		.word	.L78+1
 942 0020 61000000 		.word	.L77+1
 943 0024 81000000 		.word	.L76+1
 944 0028 9D000000 		.word	.L75+1
 945 002c B9000000 		.word	.L74+1
 946 0030 D5000000 		.word	.L73+1
 947 0034 F1000000 		.word	.L72+1
ARM GAS  /tmp/ccv4yhsY.s 			page 27


 948 0038 0D010000 		.word	.L70+1
 949              		.p2align 1
 950              	.L78:
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 951              		.loc 1 561 8
 952 003c 414B     		ldr	r3, .L81
 953 003e 5A6A     		ldr	r2, [r3, #36]
 954 0040 3B68     		ldr	r3, [r7]
 955 0042 23F42043 		bic	r3, r3, #40960
 956 0046 3F49     		ldr	r1, .L81
 957 0048 1343     		orrs	r3, r3, r2
 958 004a 4B62     		str	r3, [r1, #36]
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 959              		.loc 1 562 8
 960 004c 3D4B     		ldr	r3, .L81
 961 004e 1A6A     		ldr	r2, [r3, #32]
 962 0050 3B68     		ldr	r3, [r7]
 963 0052 23F48043 		bic	r3, r3, #16384
 964 0056 DB43     		mvns	r3, r3
 965 0058 3A49     		ldr	r1, .L81
 966 005a 1340     		ands	r3, r3, r2
 967 005c 0B62     		str	r3, [r1, #32]
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 968              		.loc 1 563 8
 969 005e 6AE0     		b	.L79
 970              	.L77:
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 971              		.loc 1 565 8
 972 0060 384B     		ldr	r3, .L81
 973 0062 DA6A     		ldr	r2, [r3, #44]
 974 0064 3B68     		ldr	r3, [r7]
 975 0066 23F01003 		bic	r3, r3, #16
 976 006a 3649     		ldr	r1, .L81
 977 006c 1343     		orrs	r3, r3, r2
 978 006e CB62     		str	r3, [r1, #44]
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRB, GPIONumber);
 979              		.loc 1 566 8
 980 0070 344B     		ldr	r3, .L81
 981 0072 9A6A     		ldr	r2, [r3, #40]
 982 0074 3B68     		ldr	r3, [r7]
 983 0076 DB43     		mvns	r3, r3
 984 0078 3249     		ldr	r1, .L81
 985 007a 1340     		ands	r3, r3, r2
 986 007c 8B62     		str	r3, [r1, #40]
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 987              		.loc 1 567 8
 988 007e 5AE0     		b	.L79
 989              	.L76:
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRC, GPIONumber);
 990              		.loc 1 569 8
 991 0080 304B     		ldr	r3, .L81
 992 0082 5A6B     		ldr	r2, [r3, #52]
 993 0084 2F49     		ldr	r1, .L81
ARM GAS  /tmp/ccv4yhsY.s 			page 28


 994 0086 3B68     		ldr	r3, [r7]
 995 0088 1343     		orrs	r3, r3, r2
 996 008a 4B63     		str	r3, [r1, #52]
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRC, GPIONumber);
 997              		.loc 1 570 8
 998 008c 2D4B     		ldr	r3, .L81
 999 008e 1A6B     		ldr	r2, [r3, #48]
 1000 0090 3B68     		ldr	r3, [r7]
 1001 0092 DB43     		mvns	r3, r3
 1002 0094 2B49     		ldr	r1, .L81
 1003 0096 1340     		ands	r3, r3, r2
 1004 0098 0B63     		str	r3, [r1, #48]
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1005              		.loc 1 571 8
 1006 009a 4CE0     		b	.L79
 1007              	.L75:
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRD, GPIONumber);
 1008              		.loc 1 574 8
 1009 009c 294B     		ldr	r3, .L81
 1010 009e DA6B     		ldr	r2, [r3, #60]
 1011 00a0 2849     		ldr	r1, .L81
 1012 00a2 3B68     		ldr	r3, [r7]
 1013 00a4 1343     		orrs	r3, r3, r2
 1014 00a6 CB63     		str	r3, [r1, #60]
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRD, GPIONumber);
 1015              		.loc 1 575 8
 1016 00a8 264B     		ldr	r3, .L81
 1017 00aa 9A6B     		ldr	r2, [r3, #56]
 1018 00ac 3B68     		ldr	r3, [r7]
 1019 00ae DB43     		mvns	r3, r3
 1020 00b0 2449     		ldr	r1, .L81
 1021 00b2 1340     		ands	r3, r3, r2
 1022 00b4 8B63     		str	r3, [r1, #56]
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1023              		.loc 1 576 8
 1024 00b6 3EE0     		b	.L79
 1025              	.L74:
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRE, GPIONumber);
 1026              		.loc 1 580 8
 1027 00b8 224B     		ldr	r3, .L81
 1028 00ba 5A6C     		ldr	r2, [r3, #68]
 1029 00bc 2149     		ldr	r1, .L81
 1030 00be 3B68     		ldr	r3, [r7]
 1031 00c0 1343     		orrs	r3, r3, r2
 1032 00c2 4B64     		str	r3, [r1, #68]
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRE, GPIONumber);
 1033              		.loc 1 581 8
 1034 00c4 1F4B     		ldr	r3, .L81
 1035 00c6 1A6C     		ldr	r2, [r3, #64]
 1036 00c8 3B68     		ldr	r3, [r7]
 1037 00ca DB43     		mvns	r3, r3
 1038 00cc 1D49     		ldr	r1, .L81
ARM GAS  /tmp/ccv4yhsY.s 			page 29


 1039 00ce 1340     		ands	r3, r3, r2
 1040 00d0 0B64     		str	r3, [r1, #64]
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1041              		.loc 1 582 8
 1042 00d2 30E0     		b	.L79
 1043              	.L73:
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRF, GPIONumber);
 1044              		.loc 1 586 8
 1045 00d4 1B4B     		ldr	r3, .L81
 1046 00d6 DA6C     		ldr	r2, [r3, #76]
 1047 00d8 1A49     		ldr	r1, .L81
 1048 00da 3B68     		ldr	r3, [r7]
 1049 00dc 1343     		orrs	r3, r3, r2
 1050 00de CB64     		str	r3, [r1, #76]
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRF, GPIONumber);
 1051              		.loc 1 587 8
 1052 00e0 184B     		ldr	r3, .L81
 1053 00e2 9A6C     		ldr	r2, [r3, #72]
 1054 00e4 3B68     		ldr	r3, [r7]
 1055 00e6 DB43     		mvns	r3, r3
 1056 00e8 1649     		ldr	r1, .L81
 1057 00ea 1340     		ands	r3, r3, r2
 1058 00ec 8B64     		str	r3, [r1, #72]
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1059              		.loc 1 588 8
 1060 00ee 22E0     		b	.L79
 1061              	.L72:
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRG, GPIONumber);
 1062              		.loc 1 592 8
 1063 00f0 144B     		ldr	r3, .L81
 1064 00f2 5A6D     		ldr	r2, [r3, #84]
 1065 00f4 1349     		ldr	r1, .L81
 1066 00f6 3B68     		ldr	r3, [r7]
 1067 00f8 1343     		orrs	r3, r3, r2
 1068 00fa 4B65     		str	r3, [r1, #84]
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRG, GPIONumber);
 1069              		.loc 1 593 8
 1070 00fc 114B     		ldr	r3, .L81
 1071 00fe 1A6D     		ldr	r2, [r3, #80]
 1072 0100 3B68     		ldr	r3, [r7]
 1073 0102 DB43     		mvns	r3, r3
 1074 0104 0F49     		ldr	r1, .L81
 1075 0106 1340     		ands	r3, r3, r2
 1076 0108 0B65     		str	r3, [r1, #80]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1077              		.loc 1 594 8
 1078 010a 14E0     		b	.L79
 1079              	.L70:
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
ARM GAS  /tmp/ccv4yhsY.s 			page 30


 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1080              		.loc 1 600 8
 1081 010c 0D4B     		ldr	r3, .L81
 1082 010e DA6D     		ldr	r2, [r3, #92]
 1083 0110 3B68     		ldr	r3, [r7]
 1084 0112 03F00303 		and	r3, r3, #3
 1085 0116 0B49     		ldr	r1, .L81
 1086 0118 1343     		orrs	r3, r3, r2
 1087 011a CB65     		str	r3, [r1, #92]
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1088              		.loc 1 602 8
 1089 011c 094B     		ldr	r3, .L81
 1090 011e 9A6D     		ldr	r2, [r3, #88]
 1091 0120 3B68     		ldr	r3, [r7]
 1092 0122 03F00303 		and	r3, r3, #3
 1093 0126 DB43     		mvns	r3, r3
 1094 0128 0649     		ldr	r1, .L81
 1095 012a 1340     		ands	r3, r3, r2
 1096 012c 8B65     		str	r3, [r1, #88]
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1097              		.loc 1 603 8
 1098 012e 02E0     		b	.L79
 1099              	.L69:
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1100              		.loc 1 611 14
 1101 0130 0123     		movs	r3, #1
 1102 0132 FB73     		strb	r3, [r7, #15]
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1103              		.loc 1 612 7
 1104 0134 00BF     		nop
 1105              	.L79:
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1106              		.loc 1 615 10
 1107 0136 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1108              		.loc 1 616 1
 1109 0138 1846     		mov	r0, r3
 1110 013a 1437     		adds	r7, r7, #20
 1111              		.cfi_def_cfa_offset 4
 1112 013c BD46     		mov	sp, r7
 1113              		.cfi_def_cfa_register 13
 1114              		@ sp needed
 1115 013e 5DF8047B 		ldr	r7, [sp], #4
 1116              		.cfi_restore 7
 1117              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccv4yhsY.s 			page 31


 1118 0142 7047     		bx	lr
 1119              	.L82:
 1120              		.align	2
 1121              	.L81:
 1122 0144 00700040 		.word	1073770496
 1123              		.cfi_endproc
 1124              	.LFE457:
 1126              		.section	.text.HAL_PWREx_DisableGPIOPullDown,"ax",%progbits
 1127              		.align	1
 1128              		.global	HAL_PWREx_DisableGPIOPullDown
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1133              	HAL_PWREx_DisableGPIOPullDown:
 1134              	.LFB458:
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable GPIO pull-down state in Standby and Shutdown modes.
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        in pull-down state in Standby and Shutdown modes.
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        parameter at the same time are reset.
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  GPIONumber Specify the I/O pins numbers.
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         This parameter can be one of the following values:
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         I/O pins are available) or the logical OR of several of them to reset
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         several bits for a given port in a single API call.
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1135              		.loc 1 635 1
 1136              		.cfi_startproc
 1137              		@ args = 0, pretend = 0, frame = 16
 1138              		@ frame_needed = 1, uses_anonymous_args = 0
 1139              		@ link register save eliminated.
 1140 0000 80B4     		push	{r7}
 1141              		.cfi_def_cfa_offset 4
 1142              		.cfi_offset 7, -4
 1143 0002 85B0     		sub	sp, sp, #20
 1144              		.cfi_def_cfa_offset 24
 1145 0004 00AF     		add	r7, sp, #0
 1146              		.cfi_def_cfa_register 7
 1147 0006 7860     		str	r0, [r7, #4]
 1148 0008 3960     		str	r1, [r7]
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1149              		.loc 1 636 21
 1150 000a 0023     		movs	r3, #0
 1151 000c FB73     		strb	r3, [r7, #15]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO(GPIO));
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (GPIO)
ARM GAS  /tmp/ccv4yhsY.s 			page 32


 1152              		.loc 1 641 3
 1153 000e 7B68     		ldr	r3, [r7, #4]
 1154 0010 072B     		cmp	r3, #7
 1155 0012 59D8     		bhi	.L84
 1156 0014 01A2     		adr	r2, .L86
 1157 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1158 001a 00BF     		.p2align 2
 1159              	.L86:
 1160 001c 3D000000 		.word	.L93+1
 1161 0020 51000000 		.word	.L92+1
 1162 0024 65000000 		.word	.L91+1
 1163 0028 75000000 		.word	.L90+1
 1164 002c 85000000 		.word	.L89+1
 1165 0030 95000000 		.word	.L88+1
 1166 0034 A5000000 		.word	.L87+1
 1167 0038 B5000000 		.word	.L85+1
 1168              		.p2align 1
 1169              	.L93:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_A:
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 1170              		.loc 1 644 8
 1171 003c 274B     		ldr	r3, .L96
 1172 003e 5A6A     		ldr	r2, [r3, #36]
 1173 0040 3B68     		ldr	r3, [r7]
 1174 0042 23F42043 		bic	r3, r3, #40960
 1175 0046 DB43     		mvns	r3, r3
 1176 0048 2449     		ldr	r1, .L96
 1177 004a 1340     		ands	r3, r3, r2
 1178 004c 4B62     		str	r3, [r1, #36]
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1179              		.loc 1 645 8
 1180 004e 3EE0     		b	.L94
 1181              	.L92:
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_B:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 1182              		.loc 1 647 8
 1183 0050 224B     		ldr	r3, .L96
 1184 0052 DA6A     		ldr	r2, [r3, #44]
 1185 0054 3B68     		ldr	r3, [r7]
 1186 0056 23F01003 		bic	r3, r3, #16
 1187 005a DB43     		mvns	r3, r3
 1188 005c 1F49     		ldr	r1, .L96
 1189 005e 1340     		ands	r3, r3, r2
 1190 0060 CB62     		str	r3, [r1, #44]
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1191              		.loc 1 648 8
 1192 0062 34E0     		b	.L94
 1193              	.L91:
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_C:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRC, GPIONumber);
 1194              		.loc 1 650 8
 1195 0064 1D4B     		ldr	r3, .L96
 1196 0066 5A6B     		ldr	r2, [r3, #52]
 1197 0068 3B68     		ldr	r3, [r7]
 1198 006a DB43     		mvns	r3, r3
 1199 006c 1B49     		ldr	r1, .L96
ARM GAS  /tmp/ccv4yhsY.s 			page 33


 1200 006e 1340     		ands	r3, r3, r2
 1201 0070 4B63     		str	r3, [r1, #52]
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1202              		.loc 1 651 8
 1203 0072 2CE0     		b	.L94
 1204              	.L90:
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOD)
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_D:
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRD, GPIONumber);
 1205              		.loc 1 654 8
 1206 0074 194B     		ldr	r3, .L96
 1207 0076 DA6B     		ldr	r2, [r3, #60]
 1208 0078 3B68     		ldr	r3, [r7]
 1209 007a DB43     		mvns	r3, r3
 1210 007c 1749     		ldr	r1, .L96
 1211 007e 1340     		ands	r3, r3, r2
 1212 0080 CB63     		str	r3, [r1, #60]
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1213              		.loc 1 655 8
 1214 0082 24E0     		b	.L94
 1215              	.L89:
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOE)
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_E:
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRE, GPIONumber);
 1216              		.loc 1 659 8
 1217 0084 154B     		ldr	r3, .L96
 1218 0086 5A6C     		ldr	r2, [r3, #68]
 1219 0088 3B68     		ldr	r3, [r7]
 1220 008a DB43     		mvns	r3, r3
 1221 008c 1349     		ldr	r1, .L96
 1222 008e 1340     		ands	r3, r3, r2
 1223 0090 4B64     		str	r3, [r1, #68]
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1224              		.loc 1 660 8
 1225 0092 1CE0     		b	.L94
 1226              	.L88:
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOF)
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_F:
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRF, GPIONumber);
 1227              		.loc 1 664 8
 1228 0094 114B     		ldr	r3, .L96
 1229 0096 DA6C     		ldr	r2, [r3, #76]
 1230 0098 3B68     		ldr	r3, [r7]
 1231 009a DB43     		mvns	r3, r3
 1232 009c 0F49     		ldr	r1, .L96
 1233 009e 1340     		ands	r3, r3, r2
 1234 00a0 CB64     		str	r3, [r1, #76]
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1235              		.loc 1 665 8
 1236 00a2 14E0     		b	.L94
 1237              	.L87:
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOG)
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_G:
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRG, GPIONumber);
ARM GAS  /tmp/ccv4yhsY.s 			page 34


 1238              		.loc 1 669 8
 1239 00a4 0D4B     		ldr	r3, .L96
 1240 00a6 5A6D     		ldr	r2, [r3, #84]
 1241 00a8 3B68     		ldr	r3, [r7]
 1242 00aa DB43     		mvns	r3, r3
 1243 00ac 0B49     		ldr	r1, .L96
 1244 00ae 1340     		ands	r3, r3, r2
 1245 00b0 4B65     		str	r3, [r1, #84]
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1246              		.loc 1 670 8
 1247 00b2 0CE0     		b	.L94
 1248              	.L85:
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_H:
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined (STM32L496xx) || defined (STM32L4A6xx)
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #else
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 1249              		.loc 1 676 8
 1250 00b4 094B     		ldr	r3, .L96
 1251 00b6 DA6D     		ldr	r2, [r3, #92]
 1252 00b8 3B68     		ldr	r3, [r7]
 1253 00ba 03F00303 		and	r3, r3, #3
 1254 00be DB43     		mvns	r3, r3
 1255 00c0 0649     		ldr	r1, .L96
 1256 00c2 1340     		ands	r3, r3, r2
 1257 00c4 CB65     		str	r3, [r1, #92]
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 1258              		.loc 1 678 8
 1259 00c6 02E0     		b	.L94
 1260              	.L84:
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(GPIOI)
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_GPIO_I:
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****        break;
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 1261              		.loc 1 685 14
 1262 00c8 0123     		movs	r3, #1
 1263 00ca FB73     		strb	r3, [r7, #15]
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 1264              		.loc 1 686 7
 1265 00cc 00BF     		nop
 1266              	.L94:
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 1267              		.loc 1 689 10
 1268 00ce FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1269              		.loc 1 690 1
 1270 00d0 1846     		mov	r0, r3
 1271 00d2 1437     		adds	r7, r7, #20
 1272              		.cfi_def_cfa_offset 4
 1273 00d4 BD46     		mov	sp, r7
ARM GAS  /tmp/ccv4yhsY.s 			page 35


 1274              		.cfi_def_cfa_register 13
 1275              		@ sp needed
 1276 00d6 5DF8047B 		ldr	r7, [sp], #4
 1277              		.cfi_restore 7
 1278              		.cfi_def_cfa_offset 0
 1279 00da 7047     		bx	lr
 1280              	.L97:
 1281              		.align	2
 1282              	.L96:
 1283 00dc 00700040 		.word	1073770496
 1284              		.cfi_endproc
 1285              	.LFE458:
 1287              		.section	.text.HAL_PWREx_EnablePullUpPullDownConfig,"ax",%progbits
 1288              		.align	1
 1289              		.global	HAL_PWREx_EnablePullUpPullDownConfig
 1290              		.syntax unified
 1291              		.thumb
 1292              		.thumb_func
 1294              	HAL_PWREx_EnablePullUpPullDownConfig:
 1295              	.LFB459:
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-up and pull-down configuration.
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        is no conflict when setting PUy or PDy bit.
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePullUpPullDownConfig(void)
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1296              		.loc 1 705 1
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 1, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 1301 0000 80B4     		push	{r7}
 1302              		.cfi_def_cfa_offset 4
 1303              		.cfi_offset 7, -4
 1304 0002 00AF     		add	r7, sp, #0
 1305              		.cfi_def_cfa_register 7
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 1306              		.loc 1 706 3
 1307 0004 054B     		ldr	r3, .L99
 1308 0006 9B68     		ldr	r3, [r3, #8]
 1309 0008 044A     		ldr	r2, .L99
 1310 000a 43F48063 		orr	r3, r3, #1024
 1311 000e 9360     		str	r3, [r2, #8]
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1312              		.loc 1 707 1
 1313 0010 00BF     		nop
 1314 0012 BD46     		mov	sp, r7
 1315              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccv4yhsY.s 			page 36


 1316              		@ sp needed
 1317 0014 5DF8047B 		ldr	r7, [sp], #4
 1318              		.cfi_restore 7
 1319              		.cfi_def_cfa_offset 0
 1320 0018 7047     		bx	lr
 1321              	.L100:
 1322 001a 00BF     		.align	2
 1323              	.L99:
 1324 001c 00700040 		.word	1073770496
 1325              		.cfi_endproc
 1326              	.LFE459:
 1328              		.section	.text.HAL_PWREx_DisablePullUpPullDownConfig,"ax",%progbits
 1329              		.align	1
 1330              		.global	HAL_PWREx_DisablePullUpPullDownConfig
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	HAL_PWREx_DisablePullUpPullDownConfig:
 1336              	.LFB460:
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-up and pull-down configuration.
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePullUpPullDownConfig(void)
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1337              		.loc 1 717 1
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 0
 1340              		@ frame_needed = 1, uses_anonymous_args = 0
 1341              		@ link register save eliminated.
 1342 0000 80B4     		push	{r7}
 1343              		.cfi_def_cfa_offset 4
 1344              		.cfi_offset 7, -4
 1345 0002 00AF     		add	r7, sp, #0
 1346              		.cfi_def_cfa_register 7
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 1347              		.loc 1 718 3
 1348 0004 054B     		ldr	r3, .L102
 1349 0006 9B68     		ldr	r3, [r3, #8]
 1350 0008 044A     		ldr	r2, .L102
 1351 000a 23F48063 		bic	r3, r3, #1024
 1352 000e 9360     		str	r3, [r2, #8]
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1353              		.loc 1 719 1
 1354 0010 00BF     		nop
 1355 0012 BD46     		mov	sp, r7
 1356              		.cfi_def_cfa_register 13
 1357              		@ sp needed
 1358 0014 5DF8047B 		ldr	r7, [sp], #4
 1359              		.cfi_restore 7
 1360              		.cfi_def_cfa_offset 0
 1361 0018 7047     		bx	lr
 1362              	.L103:
ARM GAS  /tmp/ccv4yhsY.s 			page 37


 1363 001a 00BF     		.align	2
 1364              	.L102:
 1365 001c 00700040 		.word	1073770496
 1366              		.cfi_endproc
 1367              	.LFE460:
 1369              		.section	.text.HAL_PWREx_EnableSRAM2ContentRetention,"ax",%progbits
 1370              		.align	1
 1371              		.global	HAL_PWREx_EnableSRAM2ContentRetention
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1376              	HAL_PWREx_EnableSRAM2ContentRetention:
 1377              	.LFB461:
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Full SRAM2 content retention in Standby mode.
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM2ContentRetention(void)
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1378              		.loc 1 728 1
 1379              		.cfi_startproc
 1380              		@ args = 0, pretend = 0, frame = 0
 1381              		@ frame_needed = 1, uses_anonymous_args = 0
 1382 0000 80B5     		push	{r7, lr}
 1383              		.cfi_def_cfa_offset 8
 1384              		.cfi_offset 7, -8
 1385              		.cfi_offset 14, -4
 1386 0002 00AF     		add	r7, sp, #0
 1387              		.cfi_def_cfa_register 7
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION);
 1388              		.loc 1 729 10
 1389 0004 4FF48070 		mov	r0, #256
 1390 0008 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1391              		.loc 1 730 1
 1392 000c 00BF     		nop
 1393 000e 80BD     		pop	{r7, pc}
 1394              		.cfi_endproc
 1395              	.LFE461:
 1397              		.section	.text.HAL_PWREx_DisableSRAM2ContentRetention,"ax",%progbits
 1398              		.align	1
 1399              		.global	HAL_PWREx_DisableSRAM2ContentRetention
 1400              		.syntax unified
 1401              		.thumb
 1402              		.thumb_func
 1404              	HAL_PWREx_DisableSRAM2ContentRetention:
 1405              	.LFB462:
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM2 content retention in Standby mode.
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM2ContentRetention(void)
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
ARM GAS  /tmp/ccv4yhsY.s 			page 38


 1406              		.loc 1 737 1
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 1, uses_anonymous_args = 0
 1410 0000 80B5     		push	{r7, lr}
 1411              		.cfi_def_cfa_offset 8
 1412              		.cfi_offset 7, -8
 1413              		.cfi_offset 14, -4
 1414 0002 00AF     		add	r7, sp, #0
 1415              		.cfi_def_cfa_register 7
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   (void) HAL_PWREx_SetSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION);
 1416              		.loc 1 738 10
 1417 0004 0020     		movs	r0, #0
 1418 0006 FFF7FEFF 		bl	HAL_PWREx_SetSRAM2ContentRetention
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1419              		.loc 1 739 1
 1420 000a 00BF     		nop
 1421 000c 80BD     		pop	{r7, pc}
 1422              		.cfi_endproc
 1423              	.LFE462:
 1425              		.section	.text.HAL_PWREx_SetSRAM2ContentRetention,"ax",%progbits
 1426              		.align	1
 1427              		.global	HAL_PWREx_SetSRAM2ContentRetention
 1428              		.syntax unified
 1429              		.thumb
 1430              		.thumb_func
 1432              	HAL_PWREx_SetSRAM2ContentRetention:
 1433              	.LFB463:
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM2 content retention in Standby mode.
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param  SRAM2Size: specifies the SRAM2 size kept in Standby mode
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_NO_SRAM2_RETENTION        SRAM2 is powered off in Standby mode (SRAM2 
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_FULL_SRAM2_RETENTION      Full SRAM2 is powered by the low-power regul
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_4KBYTES_SRAM2_RETENTION   Only 4 Kbytes of SRAM2 is powered by the low
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_SetSRAM2ContentRetention(uint32_t SRAM2Size)
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1434              		.loc 1 752 1
 1435              		.cfi_startproc
 1436              		@ args = 0, pretend = 0, frame = 8
 1437              		@ frame_needed = 1, uses_anonymous_args = 0
 1438              		@ link register save eliminated.
 1439 0000 80B4     		push	{r7}
 1440              		.cfi_def_cfa_offset 4
 1441              		.cfi_offset 7, -4
 1442 0002 83B0     		sub	sp, sp, #12
 1443              		.cfi_def_cfa_offset 16
 1444 0004 00AF     		add	r7, sp, #0
 1445              		.cfi_def_cfa_register 7
 1446 0006 7860     		str	r0, [r7, #4]
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_SRAM2_RETENTION(SRAM2Size));
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (SRAM2Size == PWR_NO_SRAM2_RETENTION)
ARM GAS  /tmp/ccv4yhsY.s 			page 39


 1447              		.loc 1 755 6
 1448 0008 7B68     		ldr	r3, [r7, #4]
 1449 000a 002B     		cmp	r3, #0
 1450 000c 06D1     		bne	.L107
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 1451              		.loc 1 757 5
 1452 000e 0D4B     		ldr	r3, .L111
 1453 0010 9B68     		ldr	r3, [r3, #8]
 1454 0012 0C4A     		ldr	r2, .L111
 1455 0014 23F48073 		bic	r3, r3, #256
 1456 0018 9360     		str	r3, [r2, #8]
 1457 001a 0CE0     		b	.L108
 1458              	.L107:
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_FULL_SRAM2_RETENTION)
 1459              		.loc 1 759 11
 1460 001c 7B68     		ldr	r3, [r7, #4]
 1461 001e B3F5807F 		cmp	r3, #256
 1462 0022 06D1     		bne	.L109
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_FULL_SRAM2_RETENTION);
 1463              		.loc 1 761 5
 1464 0024 074B     		ldr	r3, .L111
 1465 0026 9B68     		ldr	r3, [r3, #8]
 1466 0028 064A     		ldr	r2, .L111
 1467 002a 43F48073 		orr	r3, r3, #256
 1468 002e 9360     		str	r3, [r2, #8]
 1469 0030 01E0     		b	.L108
 1470              	.L109:
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_RRS_1)
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else if (SRAM2Size == PWR_4KBYTES_SRAM2_RETENTION)
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_4KBYTES_SRAM2_RETENTION);
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_RRS_1 */
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else {
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_ERROR;
 1471              		.loc 1 770 12
 1472 0032 0123     		movs	r3, #1
 1473 0034 00E0     		b	.L110
 1474              	.L108:
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 1475              		.loc 1 773 10
 1476 0036 0023     		movs	r3, #0
 1477              	.L110:
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1478              		.loc 1 774 1
 1479 0038 1846     		mov	r0, r3
 1480 003a 0C37     		adds	r7, r7, #12
 1481              		.cfi_def_cfa_offset 4
 1482 003c BD46     		mov	sp, r7
 1483              		.cfi_def_cfa_register 13
 1484              		@ sp needed
ARM GAS  /tmp/ccv4yhsY.s 			page 40


 1485 003e 5DF8047B 		ldr	r7, [sp], #4
 1486              		.cfi_restore 7
 1487              		.cfi_def_cfa_offset 0
 1488 0042 7047     		bx	lr
 1489              	.L112:
 1490              		.align	2
 1491              	.L111:
 1492 0044 00700040 		.word	1073770496
 1493              		.cfi_endproc
 1494              	.LFE463:
 1496              		.section	.text.HAL_PWREx_EnablePVM1,"ax",%progbits
 1497              		.align	1
 1498              		.global	HAL_PWREx_EnablePVM1
 1499              		.syntax unified
 1500              		.thumb
 1501              		.thumb_func
 1503              	HAL_PWREx_EnablePVM1:
 1504              	.LFB464:
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_ENULP)
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit.
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableBORPVD_ULP(void)
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes.
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All the other modes are not affected by this bit
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableBORPVD_ULP(void)
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_ENULP */
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR4_EXT_SMPS_ON)
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the CFLDO working @ 0.95V.
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO can be reduced to 0.95V.
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableExtSMPS_0V95(void)
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
ARM GAS  /tmp/ccv4yhsY.s 			page 41


 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the CFLDO working @ 0.95V
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before SMPS is switched off, the regulated voltage of the
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        internal CFLDO shall be set to 1.00V.
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        1.00V. is also default operating Range 2 voltage.
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableExtSMPS_0V95(void)
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR4_EXT_SMPS_ON */
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR1_RRSTP)
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable SRAM3 content retention in Stop 2 mode.
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is set, SRAM3 is powered by the low-power regulator in
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Stop 2 mode and its content is kept.
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableSRAM3ContentRetention(void)
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable SRAM3 content retention in Stop 2 mode.
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When RRSTP bit is reset, SRAM3 is powered off in Stop 2 mode
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        and its content is lost.
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableSRAM3ContentRetention(void)
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR1_RRSTP */
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR3_DSIPDEN)
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable pull-down activation on DSI pins.
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableDSIPinsPDActivation(void)
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable pull-down activation on DSI pins.
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisableDSIPinsPDActivation(void)
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
ARM GAS  /tmp/ccv4yhsY.s 			page 42


 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR3_DSIPDEN */
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM1(void)
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1505              		.loc 1 879 1
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 1, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 1510 0000 80B4     		push	{r7}
 1511              		.cfi_def_cfa_offset 4
 1512              		.cfi_offset 7, -4
 1513 0002 00AF     		add	r7, sp, #0
 1514              		.cfi_def_cfa_register 7
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_1);
 1515              		.loc 1 880 3
 1516 0004 054B     		ldr	r3, .L114
 1517 0006 5B68     		ldr	r3, [r3, #4]
 1518 0008 044A     		ldr	r2, .L114
 1519 000a 43F01003 		orr	r3, r3, #16
 1520 000e 5360     		str	r3, [r2, #4]
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1521              		.loc 1 881 1
 1522 0010 00BF     		nop
 1523 0012 BD46     		mov	sp, r7
 1524              		.cfi_def_cfa_register 13
 1525              		@ sp needed
 1526 0014 5DF8047B 		ldr	r7, [sp], #4
 1527              		.cfi_restore 7
 1528              		.cfi_def_cfa_offset 0
 1529 0018 7047     		bx	lr
 1530              	.L115:
 1531 001a 00BF     		.align	2
 1532              	.L114:
 1533 001c 00700040 		.word	1073770496
 1534              		.cfi_endproc
 1535              	.LFE464:
 1537              		.section	.text.HAL_PWREx_DisablePVM1,"ax",%progbits
 1538              		.align	1
 1539              		.global	HAL_PWREx_DisablePVM1
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1544              	HAL_PWREx_DisablePVM1:
 1545              	.LFB465:
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V.
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM1(void)
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
ARM GAS  /tmp/ccv4yhsY.s 			page 43


 1546              		.loc 1 888 1
 1547              		.cfi_startproc
 1548              		@ args = 0, pretend = 0, frame = 0
 1549              		@ frame_needed = 1, uses_anonymous_args = 0
 1550              		@ link register save eliminated.
 1551 0000 80B4     		push	{r7}
 1552              		.cfi_def_cfa_offset 4
 1553              		.cfi_offset 7, -4
 1554 0002 00AF     		add	r7, sp, #0
 1555              		.cfi_def_cfa_register 7
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 1556              		.loc 1 889 3
 1557 0004 054B     		ldr	r3, .L117
 1558 0006 5B68     		ldr	r3, [r3, #4]
 1559 0008 044A     		ldr	r2, .L117
 1560 000a 23F01003 		bic	r3, r3, #16
 1561 000e 5360     		str	r3, [r2, #4]
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1562              		.loc 1 890 1
 1563 0010 00BF     		nop
 1564 0012 BD46     		mov	sp, r7
 1565              		.cfi_def_cfa_register 13
 1566              		@ sp needed
 1567 0014 5DF8047B 		ldr	r7, [sp], #4
 1568              		.cfi_restore 7
 1569              		.cfi_def_cfa_offset 0
 1570 0018 7047     		bx	lr
 1571              	.L118:
 1572 001a 00BF     		.align	2
 1573              	.L117:
 1574 001c 00700040 		.word	1073770496
 1575              		.cfi_endproc
 1576              	.LFE465:
 1578              		.section	.text.HAL_PWREx_EnablePVM2,"ax",%progbits
 1579              		.align	1
 1580              		.global	HAL_PWREx_EnablePVM2
 1581              		.syntax unified
 1582              		.thumb
 1583              		.thumb_func
 1585              	HAL_PWREx_EnablePVM2:
 1586              	.LFB466:
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM2(void)
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1587              		.loc 1 900 1
 1588              		.cfi_startproc
 1589              		@ args = 0, pretend = 0, frame = 0
 1590              		@ frame_needed = 1, uses_anonymous_args = 0
 1591              		@ link register save eliminated.
 1592 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccv4yhsY.s 			page 44


 1593              		.cfi_def_cfa_offset 4
 1594              		.cfi_offset 7, -4
 1595 0002 00AF     		add	r7, sp, #0
 1596              		.cfi_def_cfa_register 7
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_2);
 1597              		.loc 1 901 3
 1598 0004 054B     		ldr	r3, .L120
 1599 0006 5B68     		ldr	r3, [r3, #4]
 1600 0008 044A     		ldr	r2, .L120
 1601 000a 43F02003 		orr	r3, r3, #32
 1602 000e 5360     		str	r3, [r2, #4]
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1603              		.loc 1 902 1
 1604 0010 00BF     		nop
 1605 0012 BD46     		mov	sp, r7
 1606              		.cfi_def_cfa_register 13
 1607              		@ sp needed
 1608 0014 5DF8047B 		ldr	r7, [sp], #4
 1609              		.cfi_restore 7
 1610              		.cfi_def_cfa_offset 0
 1611 0018 7047     		bx	lr
 1612              	.L121:
 1613 001a 00BF     		.align	2
 1614              	.L120:
 1615 001c 00700040 		.word	1073770496
 1616              		.cfi_endproc
 1617              	.LFE466:
 1619              		.section	.text.HAL_PWREx_DisablePVM2,"ax",%progbits
 1620              		.align	1
 1621              		.global	HAL_PWREx_DisablePVM2
 1622              		.syntax unified
 1623              		.thumb
 1624              		.thumb_func
 1626              	HAL_PWREx_DisablePVM2:
 1627              	.LFB467:
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9V.
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM2(void)
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1628              		.loc 1 909 1
 1629              		.cfi_startproc
 1630              		@ args = 0, pretend = 0, frame = 0
 1631              		@ frame_needed = 1, uses_anonymous_args = 0
 1632              		@ link register save eliminated.
 1633 0000 80B4     		push	{r7}
 1634              		.cfi_def_cfa_offset 4
 1635              		.cfi_offset 7, -4
 1636 0002 00AF     		add	r7, sp, #0
 1637              		.cfi_def_cfa_register 7
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 1638              		.loc 1 910 3
 1639 0004 054B     		ldr	r3, .L123
 1640 0006 5B68     		ldr	r3, [r3, #4]
 1641 0008 044A     		ldr	r2, .L123
ARM GAS  /tmp/ccv4yhsY.s 			page 45


 1642 000a 23F02003 		bic	r3, r3, #32
 1643 000e 5360     		str	r3, [r2, #4]
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1644              		.loc 1 911 1
 1645 0010 00BF     		nop
 1646 0012 BD46     		mov	sp, r7
 1647              		.cfi_def_cfa_register 13
 1648              		@ sp needed
 1649 0014 5DF8047B 		ldr	r7, [sp], #4
 1650              		.cfi_restore 7
 1651              		.cfi_def_cfa_offset 0
 1652 0018 7047     		bx	lr
 1653              	.L124:
 1654 001a 00BF     		.align	2
 1655              	.L123:
 1656 001c 00700040 		.word	1073770496
 1657              		.cfi_endproc
 1658              	.LFE467:
 1660              		.section	.text.HAL_PWREx_EnablePVM3,"ax",%progbits
 1661              		.align	1
 1662              		.global	HAL_PWREx_EnablePVM3
 1663              		.syntax unified
 1664              		.thumb
 1665              		.thumb_func
 1667              	HAL_PWREx_EnablePVM3:
 1668              	.LFB468:
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM3(void)
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1669              		.loc 1 920 1
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 0
 1672              		@ frame_needed = 1, uses_anonymous_args = 0
 1673              		@ link register save eliminated.
 1674 0000 80B4     		push	{r7}
 1675              		.cfi_def_cfa_offset 4
 1676              		.cfi_offset 7, -4
 1677 0002 00AF     		add	r7, sp, #0
 1678              		.cfi_def_cfa_register 7
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_3);
 1679              		.loc 1 921 3
 1680 0004 054B     		ldr	r3, .L126
 1681 0006 5B68     		ldr	r3, [r3, #4]
 1682 0008 044A     		ldr	r2, .L126
 1683 000a 43F04003 		orr	r3, r3, #64
 1684 000e 5360     		str	r3, [r2, #4]
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1685              		.loc 1 922 1
 1686 0010 00BF     		nop
 1687 0012 BD46     		mov	sp, r7
 1688              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccv4yhsY.s 			page 46


 1689              		@ sp needed
 1690 0014 5DF8047B 		ldr	r7, [sp], #4
 1691              		.cfi_restore 7
 1692              		.cfi_def_cfa_offset 0
 1693 0018 7047     		bx	lr
 1694              	.L127:
 1695 001a 00BF     		.align	2
 1696              	.L126:
 1697 001c 00700040 		.word	1073770496
 1698              		.cfi_endproc
 1699              	.LFE468:
 1701              		.section	.text.HAL_PWREx_DisablePVM3,"ax",%progbits
 1702              		.align	1
 1703              		.global	HAL_PWREx_DisablePVM3
 1704              		.syntax unified
 1705              		.thumb
 1706              		.thumb_func
 1708              	HAL_PWREx_DisablePVM3:
 1709              	.LFB469:
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V.
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM3(void)
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1710              		.loc 1 929 1
 1711              		.cfi_startproc
 1712              		@ args = 0, pretend = 0, frame = 0
 1713              		@ frame_needed = 1, uses_anonymous_args = 0
 1714              		@ link register save eliminated.
 1715 0000 80B4     		push	{r7}
 1716              		.cfi_def_cfa_offset 4
 1717              		.cfi_offset 7, -4
 1718 0002 00AF     		add	r7, sp, #0
 1719              		.cfi_def_cfa_register 7
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 1720              		.loc 1 930 3
 1721 0004 054B     		ldr	r3, .L129
 1722 0006 5B68     		ldr	r3, [r3, #4]
 1723 0008 044A     		ldr	r2, .L129
 1724 000a 23F04003 		bic	r3, r3, #64
 1725 000e 5360     		str	r3, [r2, #4]
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1726              		.loc 1 931 1
 1727 0010 00BF     		nop
 1728 0012 BD46     		mov	sp, r7
 1729              		.cfi_def_cfa_register 13
 1730              		@ sp needed
 1731 0014 5DF8047B 		ldr	r7, [sp], #4
 1732              		.cfi_restore 7
 1733              		.cfi_def_cfa_offset 0
 1734 0018 7047     		bx	lr
 1735              	.L130:
 1736 001a 00BF     		.align	2
 1737              	.L129:
 1738 001c 00700040 		.word	1073770496
ARM GAS  /tmp/ccv4yhsY.s 			page 47


 1739              		.cfi_endproc
 1740              	.LFE469:
 1742              		.section	.text.HAL_PWREx_EnablePVM4,"ax",%progbits
 1743              		.align	1
 1744              		.global	HAL_PWREx_EnablePVM4
 1745              		.syntax unified
 1746              		.thumb
 1747              		.thumb_func
 1749              	HAL_PWREx_EnablePVM4:
 1750              	.LFB470:
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnablePVM4(void)
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1751              		.loc 1 939 1
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 0
 1754              		@ frame_needed = 1, uses_anonymous_args = 0
 1755              		@ link register save eliminated.
 1756 0000 80B4     		push	{r7}
 1757              		.cfi_def_cfa_offset 4
 1758              		.cfi_offset 7, -4
 1759 0002 00AF     		add	r7, sp, #0
 1760              		.cfi_def_cfa_register 7
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR2, PWR_PVM_4);
 1761              		.loc 1 940 3
 1762 0004 054B     		ldr	r3, .L132
 1763 0006 5B68     		ldr	r3, [r3, #4]
 1764 0008 044A     		ldr	r2, .L132
 1765 000a 43F08003 		orr	r3, r3, #128
 1766 000e 5360     		str	r3, [r2, #4]
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1767              		.loc 1 941 1
 1768 0010 00BF     		nop
 1769 0012 BD46     		mov	sp, r7
 1770              		.cfi_def_cfa_register 13
 1771              		@ sp needed
 1772 0014 5DF8047B 		ldr	r7, [sp], #4
 1773              		.cfi_restore 7
 1774              		.cfi_def_cfa_offset 0
 1775 0018 7047     		bx	lr
 1776              	.L133:
 1777 001a 00BF     		.align	2
 1778              	.L132:
 1779 001c 00700040 		.word	1073770496
 1780              		.cfi_endproc
 1781              	.LFE470:
 1783              		.section	.text.HAL_PWREx_DisablePVM4,"ax",%progbits
 1784              		.align	1
 1785              		.global	HAL_PWREx_DisablePVM4
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
ARM GAS  /tmp/ccv4yhsY.s 			page 48


 1790              	HAL_PWREx_DisablePVM4:
 1791              	.LFB471:
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 2.2V.
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_DisablePVM4(void)
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1792              		.loc 1 948 1
 1793              		.cfi_startproc
 1794              		@ args = 0, pretend = 0, frame = 0
 1795              		@ frame_needed = 1, uses_anonymous_args = 0
 1796              		@ link register save eliminated.
 1797 0000 80B4     		push	{r7}
 1798              		.cfi_def_cfa_offset 4
 1799              		.cfi_offset 7, -4
 1800 0002 00AF     		add	r7, sp, #0
 1801              		.cfi_def_cfa_register 7
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 1802              		.loc 1 949 3
 1803 0004 054B     		ldr	r3, .L135
 1804 0006 5B68     		ldr	r3, [r3, #4]
 1805 0008 044A     		ldr	r2, .L135
 1806 000a 23F08003 		bic	r3, r3, #128
 1807 000e 5360     		str	r3, [r2, #4]
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 1808              		.loc 1 950 1
 1809 0010 00BF     		nop
 1810 0012 BD46     		mov	sp, r7
 1811              		.cfi_def_cfa_register 13
 1812              		@ sp needed
 1813 0014 5DF8047B 		ldr	r7, [sp], #4
 1814              		.cfi_restore 7
 1815              		.cfi_def_cfa_offset 0
 1816 0018 7047     		bx	lr
 1817              	.L136:
 1818 001a 00BF     		.align	2
 1819              	.L135:
 1820 001c 00700040 		.word	1073770496
 1821              		.cfi_endproc
 1822              	.LFE471:
 1824              		.section	.text.HAL_PWREx_ConfigPVM,"ax",%progbits
 1825              		.align	1
 1826              		.global	HAL_PWREx_ConfigPVM
 1827              		.syntax unified
 1828              		.thumb
 1829              		.thumb_func
 1831              	HAL_PWREx_ConfigPVM:
 1832              	.LFB472:
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Configure the Peripheral Voltage Monitoring (PVM).
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the
ARM GAS  /tmp/ccv4yhsY.s 			page 49


 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        PVM configuration information.
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note The API configures a single PVM according to the information contained
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       in the input structure. To configure several PVMs, the API must be singly
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *       called for each PVM used.
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note Refer to the electrical characteristics of your device datasheet for
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         more details about the voltage thresholds corresponding to each
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         detection level and to each monitored supply.
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL status
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 1833              		.loc 1 968 1
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 16
 1836              		@ frame_needed = 1, uses_anonymous_args = 0
 1837              		@ link register save eliminated.
 1838 0000 80B4     		push	{r7}
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 85B0     		sub	sp, sp, #20
 1842              		.cfi_def_cfa_offset 24
 1843 0004 00AF     		add	r7, sp, #0
 1844              		.cfi_def_cfa_register 7
 1845 0006 7860     		str	r0, [r7, #4]
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1846              		.loc 1 969 21
 1847 0008 0023     		movs	r3, #0
 1848 000a FB73     		strb	r3, [r7, #15]
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Configure EXTI 35 to 38 interrupts if so required:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      scan through PVMType to detect which PVMx is set and
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****      configure the corresponding EXTI line accordingly. */
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   switch (sConfigPVM->PVMType)
 1849              		.loc 1 979 21
 1850 000c 7B68     		ldr	r3, [r7, #4]
 1851 000e 1B68     		ldr	r3, [r3]
 1852              		.loc 1 979 3
 1853 0010 802B     		cmp	r3, #128
 1854 0012 00F0EB80 		beq	.L138
 1855 0016 802B     		cmp	r3, #128
 1856 0018 00F23181 		bhi	.L139
 1857 001c 402B     		cmp	r3, #64
 1858 001e 00F09C80 		beq	.L140
 1859 0022 402B     		cmp	r3, #64
 1860 0024 00F22B81 		bhi	.L139
 1861 0028 102B     		cmp	r3, #16
 1862 002a 02D0     		beq	.L141
 1863 002c 202B     		cmp	r3, #32
 1864 002e 4AD0     		beq	.L142
 1865 0030 25E1     		b	.L139
 1866              	.L141:
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
ARM GAS  /tmp/ccv4yhsY.s 			page 50


 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_1:
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 1867              		.loc 1 984 7
 1868 0032 974B     		ldr	r3, .L165
 1869 0034 5B6A     		ldr	r3, [r3, #36]
 1870 0036 964A     		ldr	r2, .L165
 1871 0038 23F00803 		bic	r3, r3, #8
 1872 003c 5362     		str	r3, [r2, #36]
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 1873              		.loc 1 985 7
 1874 003e 944B     		ldr	r3, .L165
 1875 0040 1B6A     		ldr	r3, [r3, #32]
 1876 0042 934A     		ldr	r2, .L165
 1877 0044 23F00803 		bic	r3, r3, #8
 1878 0048 1362     		str	r3, [r2, #32]
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 1879              		.loc 1 986 7
 1880 004a 914B     		ldr	r3, .L165
 1881 004c DB6A     		ldr	r3, [r3, #44]
 1882 004e 904A     		ldr	r2, .L165
 1883 0050 23F00803 		bic	r3, r3, #8
 1884 0054 D362     		str	r3, [r2, #44]
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 1885              		.loc 1 987 7
 1886 0056 8E4B     		ldr	r3, .L165
 1887 0058 9B6A     		ldr	r3, [r3, #40]
 1888 005a 8D4A     		ldr	r2, .L165
 1889 005c 23F00803 		bic	r3, r3, #8
 1890 0060 9362     		str	r3, [r2, #40]
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1891              		.loc 1 990 21
 1892 0062 7B68     		ldr	r3, [r7, #4]
 1893 0064 5B68     		ldr	r3, [r3, #4]
 1894              		.loc 1 990 28
 1895 0066 03F48033 		and	r3, r3, #65536
 1896              		.loc 1 990 9
 1897 006a 002B     		cmp	r3, #0
 1898 006c 05D0     		beq	.L143
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 1899              		.loc 1 992 9
 1900 006e 884B     		ldr	r3, .L165
 1901 0070 1B6A     		ldr	r3, [r3, #32]
 1902 0072 874A     		ldr	r2, .L165
 1903 0074 43F00803 		orr	r3, r3, #8
 1904 0078 1362     		str	r3, [r2, #32]
 1905              	.L143:
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1906              		.loc 1 996 21
 1907 007a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccv4yhsY.s 			page 51


 1908 007c 5B68     		ldr	r3, [r3, #4]
 1909              		.loc 1 996 28
 1910 007e 03F40033 		and	r3, r3, #131072
 1911              		.loc 1 996 9
 1912 0082 002B     		cmp	r3, #0
 1913 0084 05D0     		beq	.L144
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 1914              		.loc 1 998 9
 1915 0086 824B     		ldr	r3, .L165
 1916 0088 5B6A     		ldr	r3, [r3, #36]
 1917 008a 814A     		ldr	r2, .L165
 1918 008c 43F00803 		orr	r3, r3, #8
 1919 0090 5362     		str	r3, [r2, #36]
 1920              	.L144:
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 1921              		.loc 1 1002 21
 1922 0092 7B68     		ldr	r3, [r7, #4]
 1923 0094 5B68     		ldr	r3, [r3, #4]
 1924              		.loc 1 1002 28
 1925 0096 03F00103 		and	r3, r3, #1
 1926              		.loc 1 1002 9
 1927 009a 002B     		cmp	r3, #0
 1928 009c 05D0     		beq	.L145
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 1929              		.loc 1 1004 9
 1930 009e 7C4B     		ldr	r3, .L165
 1931 00a0 9B6A     		ldr	r3, [r3, #40]
 1932 00a2 7B4A     		ldr	r2, .L165
 1933 00a4 43F00803 		orr	r3, r3, #8
 1934 00a8 9362     		str	r3, [r2, #40]
 1935              	.L145:
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 1936              		.loc 1 1007 21
 1937 00aa 7B68     		ldr	r3, [r7, #4]
 1938 00ac 5B68     		ldr	r3, [r3, #4]
 1939              		.loc 1 1007 28
 1940 00ae 03F00203 		and	r3, r3, #2
 1941              		.loc 1 1007 9
 1942 00b2 002B     		cmp	r3, #0
 1943 00b4 00F0E680 		beq	.L161
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 1944              		.loc 1 1009 9
 1945 00b8 754B     		ldr	r3, .L165
 1946 00ba DB6A     		ldr	r3, [r3, #44]
 1947 00bc 744A     		ldr	r2, .L165
 1948 00be 43F00803 		orr	r3, r3, #8
 1949 00c2 D362     		str	r3, [r2, #44]
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
ARM GAS  /tmp/ccv4yhsY.s 			page 52


 1950              		.loc 1 1011 7
 1951 00c4 DEE0     		b	.L161
 1952              	.L142:
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_2:
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 1953              		.loc 1 1017 7
 1954 00c6 724B     		ldr	r3, .L165
 1955 00c8 5B6A     		ldr	r3, [r3, #36]
 1956 00ca 714A     		ldr	r2, .L165
 1957 00cc 23F01003 		bic	r3, r3, #16
 1958 00d0 5362     		str	r3, [r2, #36]
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 1959              		.loc 1 1018 7
 1960 00d2 6F4B     		ldr	r3, .L165
 1961 00d4 1B6A     		ldr	r3, [r3, #32]
 1962 00d6 6E4A     		ldr	r2, .L165
 1963 00d8 23F01003 		bic	r3, r3, #16
 1964 00dc 1362     		str	r3, [r2, #32]
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 1965              		.loc 1 1019 7
 1966 00de 6C4B     		ldr	r3, .L165
 1967 00e0 DB6A     		ldr	r3, [r3, #44]
 1968 00e2 6B4A     		ldr	r2, .L165
 1969 00e4 23F01003 		bic	r3, r3, #16
 1970 00e8 D362     		str	r3, [r2, #44]
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 1971              		.loc 1 1020 7
 1972 00ea 694B     		ldr	r3, .L165
 1973 00ec 9B6A     		ldr	r3, [r3, #40]
 1974 00ee 684A     		ldr	r2, .L165
 1975 00f0 23F01003 		bic	r3, r3, #16
 1976 00f4 9362     		str	r3, [r2, #40]
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 1977              		.loc 1 1023 21
 1978 00f6 7B68     		ldr	r3, [r7, #4]
 1979 00f8 5B68     		ldr	r3, [r3, #4]
 1980              		.loc 1 1023 28
 1981 00fa 03F48033 		and	r3, r3, #65536
 1982              		.loc 1 1023 9
 1983 00fe 002B     		cmp	r3, #0
 1984 0100 05D0     		beq	.L148
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 1985              		.loc 1 1025 9
 1986 0102 634B     		ldr	r3, .L165
 1987 0104 1B6A     		ldr	r3, [r3, #32]
 1988 0106 624A     		ldr	r2, .L165
 1989 0108 43F01003 		orr	r3, r3, #16
 1990 010c 1362     		str	r3, [r2, #32]
 1991              	.L148:
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
ARM GAS  /tmp/ccv4yhsY.s 			page 53


1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 1992              		.loc 1 1029 21
 1993 010e 7B68     		ldr	r3, [r7, #4]
 1994 0110 5B68     		ldr	r3, [r3, #4]
 1995              		.loc 1 1029 28
 1996 0112 03F40033 		and	r3, r3, #131072
 1997              		.loc 1 1029 9
 1998 0116 002B     		cmp	r3, #0
 1999 0118 05D0     		beq	.L149
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 2000              		.loc 1 1031 9
 2001 011a 5D4B     		ldr	r3, .L165
 2002 011c 5B6A     		ldr	r3, [r3, #36]
 2003 011e 5C4A     		ldr	r2, .L165
 2004 0120 43F01003 		orr	r3, r3, #16
 2005 0124 5362     		str	r3, [r2, #36]
 2006              	.L149:
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2007              		.loc 1 1035 21
 2008 0126 7B68     		ldr	r3, [r7, #4]
 2009 0128 5B68     		ldr	r3, [r3, #4]
 2010              		.loc 1 1035 28
 2011 012a 03F00103 		and	r3, r3, #1
 2012              		.loc 1 1035 9
 2013 012e 002B     		cmp	r3, #0
 2014 0130 05D0     		beq	.L150
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 2015              		.loc 1 1037 9
 2016 0132 574B     		ldr	r3, .L165
 2017 0134 9B6A     		ldr	r3, [r3, #40]
 2018 0136 564A     		ldr	r2, .L165
 2019 0138 43F01003 		orr	r3, r3, #16
 2020 013c 9362     		str	r3, [r2, #40]
 2021              	.L150:
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2022              		.loc 1 1040 21
 2023 013e 7B68     		ldr	r3, [r7, #4]
 2024 0140 5B68     		ldr	r3, [r3, #4]
 2025              		.loc 1 1040 28
 2026 0142 03F00203 		and	r3, r3, #2
 2027              		.loc 1 1040 9
 2028 0146 002B     		cmp	r3, #0
 2029 0148 00F09E80 		beq	.L162
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 2030              		.loc 1 1042 9
 2031 014c 504B     		ldr	r3, .L165
 2032 014e DB6A     		ldr	r3, [r3, #44]
ARM GAS  /tmp/ccv4yhsY.s 			page 54


 2033 0150 4F4A     		ldr	r2, .L165
 2034 0152 43F01003 		orr	r3, r3, #16
 2035 0156 D362     		str	r3, [r2, #44]
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2036              		.loc 1 1044 7
 2037 0158 96E0     		b	.L162
 2038              	.L140:
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_3:
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 2039              		.loc 1 1049 7
 2040 015a 4D4B     		ldr	r3, .L165
 2041 015c 5B6A     		ldr	r3, [r3, #36]
 2042 015e 4C4A     		ldr	r2, .L165
 2043 0160 23F02003 		bic	r3, r3, #32
 2044 0164 5362     		str	r3, [r2, #36]
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 2045              		.loc 1 1050 7
 2046 0166 4A4B     		ldr	r3, .L165
 2047 0168 1B6A     		ldr	r3, [r3, #32]
 2048 016a 494A     		ldr	r2, .L165
 2049 016c 23F02003 		bic	r3, r3, #32
 2050 0170 1362     		str	r3, [r2, #32]
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 2051              		.loc 1 1051 7
 2052 0172 474B     		ldr	r3, .L165
 2053 0174 DB6A     		ldr	r3, [r3, #44]
 2054 0176 464A     		ldr	r2, .L165
 2055 0178 23F02003 		bic	r3, r3, #32
 2056 017c D362     		str	r3, [r2, #44]
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 2057              		.loc 1 1052 7
 2058 017e 444B     		ldr	r3, .L165
 2059 0180 9B6A     		ldr	r3, [r3, #40]
 2060 0182 434A     		ldr	r2, .L165
 2061 0184 23F02003 		bic	r3, r3, #32
 2062 0188 9362     		str	r3, [r2, #40]
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2063              		.loc 1 1055 21
 2064 018a 7B68     		ldr	r3, [r7, #4]
 2065 018c 5B68     		ldr	r3, [r3, #4]
 2066              		.loc 1 1055 28
 2067 018e 03F48033 		and	r3, r3, #65536
 2068              		.loc 1 1055 9
 2069 0192 002B     		cmp	r3, #0
 2070 0194 05D0     		beq	.L152
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 2071              		.loc 1 1057 9
 2072 0196 3E4B     		ldr	r3, .L165
 2073 0198 1B6A     		ldr	r3, [r3, #32]
 2074 019a 3D4A     		ldr	r2, .L165
ARM GAS  /tmp/ccv4yhsY.s 			page 55


 2075 019c 43F02003 		orr	r3, r3, #32
 2076 01a0 1362     		str	r3, [r2, #32]
 2077              	.L152:
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2078              		.loc 1 1061 21
 2079 01a2 7B68     		ldr	r3, [r7, #4]
 2080 01a4 5B68     		ldr	r3, [r3, #4]
 2081              		.loc 1 1061 28
 2082 01a6 03F40033 		and	r3, r3, #131072
 2083              		.loc 1 1061 9
 2084 01aa 002B     		cmp	r3, #0
 2085 01ac 05D0     		beq	.L153
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 2086              		.loc 1 1063 9
 2087 01ae 384B     		ldr	r3, .L165
 2088 01b0 5B6A     		ldr	r3, [r3, #36]
 2089 01b2 374A     		ldr	r2, .L165
 2090 01b4 43F02003 		orr	r3, r3, #32
 2091 01b8 5362     		str	r3, [r2, #36]
 2092              	.L153:
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2093              		.loc 1 1067 21
 2094 01ba 7B68     		ldr	r3, [r7, #4]
 2095 01bc 5B68     		ldr	r3, [r3, #4]
 2096              		.loc 1 1067 28
 2097 01be 03F00103 		and	r3, r3, #1
 2098              		.loc 1 1067 9
 2099 01c2 002B     		cmp	r3, #0
 2100 01c4 05D0     		beq	.L154
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 2101              		.loc 1 1069 9
 2102 01c6 324B     		ldr	r3, .L165
 2103 01c8 9B6A     		ldr	r3, [r3, #40]
 2104 01ca 314A     		ldr	r2, .L165
 2105 01cc 43F02003 		orr	r3, r3, #32
 2106 01d0 9362     		str	r3, [r2, #40]
 2107              	.L154:
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2108              		.loc 1 1072 21
 2109 01d2 7B68     		ldr	r3, [r7, #4]
 2110 01d4 5B68     		ldr	r3, [r3, #4]
 2111              		.loc 1 1072 28
 2112 01d6 03F00203 		and	r3, r3, #2
 2113              		.loc 1 1072 9
 2114 01da 002B     		cmp	r3, #0
 2115 01dc 56D0     		beq	.L163
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
ARM GAS  /tmp/ccv4yhsY.s 			page 56


1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 2116              		.loc 1 1074 9
 2117 01de 2C4B     		ldr	r3, .L165
 2118 01e0 DB6A     		ldr	r3, [r3, #44]
 2119 01e2 2B4A     		ldr	r2, .L165
 2120 01e4 43F02003 		orr	r3, r3, #32
 2121 01e8 D362     		str	r3, [r2, #44]
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2122              		.loc 1 1076 7
 2123 01ea 4FE0     		b	.L163
 2124              	.L138:
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     case PWR_PVM_4:
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Clear any previous config. Keep it clear if no event or IT mode is selected */
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 2125              		.loc 1 1080 7
 2126 01ec 284B     		ldr	r3, .L165
 2127 01ee 5B6A     		ldr	r3, [r3, #36]
 2128 01f0 274A     		ldr	r2, .L165
 2129 01f2 23F04003 		bic	r3, r3, #64
 2130 01f6 5362     		str	r3, [r2, #36]
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 2131              		.loc 1 1081 7
 2132 01f8 254B     		ldr	r3, .L165
 2133 01fa 1B6A     		ldr	r3, [r3, #32]
 2134 01fc 244A     		ldr	r2, .L165
 2135 01fe 23F04003 		bic	r3, r3, #64
 2136 0202 1362     		str	r3, [r2, #32]
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 2137              		.loc 1 1082 7
 2138 0204 224B     		ldr	r3, .L165
 2139 0206 DB6A     		ldr	r3, [r3, #44]
 2140 0208 214A     		ldr	r2, .L165
 2141 020a 23F04003 		bic	r3, r3, #64
 2142 020e D362     		str	r3, [r2, #44]
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 2143              		.loc 1 1083 7
 2144 0210 1F4B     		ldr	r3, .L165
 2145 0212 9B6A     		ldr	r3, [r3, #40]
 2146 0214 1E4A     		ldr	r2, .L165
 2147 0216 23F04003 		bic	r3, r3, #64
 2148 021a 9362     		str	r3, [r2, #40]
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure interrupt mode */
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 2149              		.loc 1 1086 21
 2150 021c 7B68     		ldr	r3, [r7, #4]
 2151 021e 5B68     		ldr	r3, [r3, #4]
 2152              		.loc 1 1086 28
 2153 0220 03F48033 		and	r3, r3, #65536
 2154              		.loc 1 1086 9
 2155 0224 002B     		cmp	r3, #0
 2156 0226 05D0     		beq	.L156
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 2157              		.loc 1 1088 9
ARM GAS  /tmp/ccv4yhsY.s 			page 57


 2158 0228 194B     		ldr	r3, .L165
 2159 022a 1B6A     		ldr	r3, [r3, #32]
 2160 022c 184A     		ldr	r2, .L165
 2161 022e 43F04003 		orr	r3, r3, #64
 2162 0232 1362     		str	r3, [r2, #32]
 2163              	.L156:
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure event mode */
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 2164              		.loc 1 1092 21
 2165 0234 7B68     		ldr	r3, [r7, #4]
 2166 0236 5B68     		ldr	r3, [r3, #4]
 2167              		.loc 1 1092 28
 2168 0238 03F40033 		and	r3, r3, #131072
 2169              		.loc 1 1092 9
 2170 023c 002B     		cmp	r3, #0
 2171 023e 05D0     		beq	.L157
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 2172              		.loc 1 1094 9
 2173 0240 134B     		ldr	r3, .L165
 2174 0242 5B6A     		ldr	r3, [r3, #36]
 2175 0244 124A     		ldr	r2, .L165
 2176 0246 43F04003 		orr	r3, r3, #64
 2177 024a 5362     		str	r3, [r2, #36]
 2178              	.L157:
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       /* Configure the edge */
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 2179              		.loc 1 1098 21
 2180 024c 7B68     		ldr	r3, [r7, #4]
 2181 024e 5B68     		ldr	r3, [r3, #4]
 2182              		.loc 1 1098 28
 2183 0250 03F00103 		and	r3, r3, #1
 2184              		.loc 1 1098 9
 2185 0254 002B     		cmp	r3, #0
 2186 0256 05D0     		beq	.L158
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 2187              		.loc 1 1100 9
 2188 0258 0D4B     		ldr	r3, .L165
 2189 025a 9B6A     		ldr	r3, [r3, #40]
 2190 025c 0C4A     		ldr	r2, .L165
 2191 025e 43F04003 		orr	r3, r3, #64
 2192 0262 9362     		str	r3, [r2, #40]
 2193              	.L158:
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 2194              		.loc 1 1103 21
 2195 0264 7B68     		ldr	r3, [r7, #4]
 2196 0266 5B68     		ldr	r3, [r3, #4]
 2197              		.loc 1 1103 28
 2198 0268 03F00203 		and	r3, r3, #2
 2199              		.loc 1 1103 9
ARM GAS  /tmp/ccv4yhsY.s 			page 58


 2200 026c 002B     		cmp	r3, #0
 2201 026e 11D0     		beq	.L164
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       {
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****         __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 2202              		.loc 1 1105 9
 2203 0270 074B     		ldr	r3, .L165
 2204 0272 DB6A     		ldr	r3, [r3, #44]
 2205 0274 064A     		ldr	r2, .L165
 2206 0276 43F04003 		orr	r3, r3, #64
 2207 027a D362     		str	r3, [r2, #44]
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       }
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2208              		.loc 1 1107 7
 2209 027c 0AE0     		b	.L164
 2210              	.L139:
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     default:
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       status = HAL_ERROR;
 2211              		.loc 1 1110 14
 2212 027e 0123     		movs	r3, #1
 2213 0280 FB73     		strb	r3, [r7, #15]
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****       break;
 2214              		.loc 1 1111 7
 2215 0282 08E0     		b	.L147
 2216              	.L161:
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
 2217              		.loc 1 1011 7
 2218 0284 00BF     		nop
 2219 0286 06E0     		b	.L147
 2220              	.L162:
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
 2221              		.loc 1 1044 7
 2222 0288 00BF     		nop
 2223 028a 04E0     		b	.L147
 2224              	.L163:
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2225              		.loc 1 1076 7
 2226 028c 00BF     		nop
 2227 028e 02E0     		b	.L147
 2228              	.L166:
 2229              		.align	2
 2230              	.L165:
 2231 0290 00040140 		.word	1073808384
 2232              	.L164:
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
 2233              		.loc 1 1107 7
 2234 0294 00BF     		nop
 2235              	.L147:
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return status;
 2236              		.loc 1 1114 10
 2237 0296 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2238              		.loc 1 1115 1
 2239 0298 1846     		mov	r0, r3
 2240 029a 1437     		adds	r7, r7, #20
ARM GAS  /tmp/ccv4yhsY.s 			page 59


 2241              		.cfi_def_cfa_offset 4
 2242 029c BD46     		mov	sp, r7
 2243              		.cfi_def_cfa_register 13
 2244              		@ sp needed
 2245 029e 5DF8047B 		ldr	r7, [sp], #4
 2246              		.cfi_restore 7
 2247              		.cfi_def_cfa_offset 0
 2248 02a2 7047     		bx	lr
 2249              		.cfi_endproc
 2250              	.LFE472:
 2252              		.section	.text.HAL_PWREx_EnableLowPowerRunMode,"ax",%progbits
 2253              		.align	1
 2254              		.global	HAL_PWREx_EnableLowPowerRunMode
 2255              		.syntax unified
 2256              		.thumb
 2257              		.thumb_func
 2259              	HAL_PWREx_EnableLowPowerRunMode:
 2260              	.LFB473:
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Low-power Run mode
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Additionally, the clock frequency must be reduced below 2 MHz.
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnableLowPowerRunMode(void)
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2261              		.loc 1 1130 1
 2262              		.cfi_startproc
 2263              		@ args = 0, pretend = 0, frame = 0
 2264              		@ frame_needed = 1, uses_anonymous_args = 0
 2265              		@ link register save eliminated.
 2266 0000 80B4     		push	{r7}
 2267              		.cfi_def_cfa_offset 4
 2268              		.cfi_offset 7, -4
 2269 0002 00AF     		add	r7, sp, #0
 2270              		.cfi_def_cfa_register 7
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Regulator parameter */
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 2271              		.loc 1 1132 3
 2272 0004 054B     		ldr	r3, .L168
 2273 0006 1B68     		ldr	r3, [r3]
 2274 0008 044A     		ldr	r2, .L168
 2275 000a 43F48043 		orr	r3, r3, #16384
 2276 000e 1360     		str	r3, [r2]
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2277              		.loc 1 1133 1
 2278 0010 00BF     		nop
 2279 0012 BD46     		mov	sp, r7
 2280              		.cfi_def_cfa_register 13
 2281              		@ sp needed
ARM GAS  /tmp/ccv4yhsY.s 			page 60


 2282 0014 5DF8047B 		ldr	r7, [sp], #4
 2283              		.cfi_restore 7
 2284              		.cfi_def_cfa_offset 0
 2285 0018 7047     		bx	lr
 2286              	.L169:
 2287 001a 00BF     		.align	2
 2288              	.L168:
 2289 001c 00700040 		.word	1073770496
 2290              		.cfi_endproc
 2291              	.LFE473:
 2293              		.section	.text.HAL_PWREx_DisableLowPowerRunMode,"ax",%progbits
 2294              		.align	1
 2295              		.global	HAL_PWREx_DisableLowPowerRunMode
 2296              		.syntax unified
 2297              		.thumb
 2298              		.thumb_func
 2300              	HAL_PWREx_DisableLowPowerRunMode:
 2301              	.LFB474:
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Exit Low-power Run mode.
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        returns HAL_TIMEOUT status). The system clock frequency can then be
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        increased above 2 MHz.
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval HAL Status
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2302              		.loc 1 1145 1
 2303              		.cfi_startproc
 2304              		@ args = 0, pretend = 0, frame = 8
 2305              		@ frame_needed = 1, uses_anonymous_args = 0
 2306              		@ link register save eliminated.
 2307 0000 80B4     		push	{r7}
 2308              		.cfi_def_cfa_offset 4
 2309              		.cfi_offset 7, -4
 2310 0002 83B0     		sub	sp, sp, #12
 2311              		.cfi_def_cfa_offset 16
 2312 0004 00AF     		add	r7, sp, #0
 2313              		.cfi_def_cfa_register 7
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   uint32_t wait_loop_index;
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Clear LPR bit */
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 2314              		.loc 1 1149 3
 2315 0006 174B     		ldr	r3, .L176
 2316 0008 1B68     		ldr	r3, [r3]
 2317 000a 164A     		ldr	r2, .L176
 2318 000c 23F48043 		bic	r3, r3, #16384
 2319 0010 1360     		str	r3, [r2]
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Wait until REGLPF is reset */
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 2320              		.loc 1 1152 49
 2321 0012 154B     		ldr	r3, .L176+4
ARM GAS  /tmp/ccv4yhsY.s 			page 61


 2322 0014 1B68     		ldr	r3, [r3]
 2323 0016 3222     		movs	r2, #50
 2324 0018 02FB03F3 		mul	r3, r2, r3
 2325              		.loc 1 1152 68
 2326 001c 134A     		ldr	r2, .L176+8
 2327 001e A2FB0323 		umull	r2, r3, r2, r3
 2328 0022 9B0C     		lsrs	r3, r3, #18
 2329              		.loc 1 1152 19
 2330 0024 0133     		adds	r3, r3, #1
 2331 0026 7B60     		str	r3, [r7, #4]
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2332              		.loc 1 1153 9
 2333 0028 02E0     		b	.L171
 2334              	.L173:
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     wait_loop_index--;
 2335              		.loc 1 1155 20
 2336 002a 7B68     		ldr	r3, [r7, #4]
 2337 002c 013B     		subs	r3, r3, #1
 2338 002e 7B60     		str	r3, [r7, #4]
 2339              	.L171:
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2340              		.loc 1 1153 11
 2341 0030 0C4B     		ldr	r3, .L176
 2342 0032 5B69     		ldr	r3, [r3, #20]
 2343 0034 03F40073 		and	r3, r3, #512
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2344              		.loc 1 1153 53
 2345 0038 B3F5007F 		cmp	r3, #512
 2346 003c 02D1     		bne	.L172
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 2347              		.loc 1 1153 53 is_stmt 0 discriminator 1
 2348 003e 7B68     		ldr	r3, [r7, #4]
 2349 0040 002B     		cmp	r3, #0
 2350 0042 F2D1     		bne	.L173
 2351              	.L172:
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 2352              		.loc 1 1157 7 is_stmt 1
 2353 0044 074B     		ldr	r3, .L176
 2354 0046 5B69     		ldr	r3, [r3, #20]
 2355 0048 03F40073 		and	r3, r3, #512
 2356              		.loc 1 1157 6
 2357 004c B3F5007F 		cmp	r3, #512
 2358 0050 01D1     		bne	.L174
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     return HAL_TIMEOUT;
 2359              		.loc 1 1159 12
 2360 0052 0323     		movs	r3, #3
 2361 0054 00E0     		b	.L175
 2362              	.L174:
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   return HAL_OK;
 2363              		.loc 1 1162 10
 2364 0056 0023     		movs	r3, #0
 2365              	.L175:
ARM GAS  /tmp/ccv4yhsY.s 			page 62


1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2366              		.loc 1 1163 1
 2367 0058 1846     		mov	r0, r3
 2368 005a 0C37     		adds	r7, r7, #12
 2369              		.cfi_def_cfa_offset 4
 2370 005c BD46     		mov	sp, r7
 2371              		.cfi_def_cfa_register 13
 2372              		@ sp needed
 2373 005e 5DF8047B 		ldr	r7, [sp], #4
 2374              		.cfi_restore 7
 2375              		.cfi_def_cfa_offset 0
 2376 0062 7047     		bx	lr
 2377              	.L177:
 2378              		.align	2
 2379              	.L176:
 2380 0064 00700040 		.word	1073770496
 2381 0068 00000000 		.word	SystemCoreClock
 2382 006c 83DE1B43 		.word	1125899907
 2383              		.cfi_endproc
 2384              	.LFE474:
 2386              		.section	.text.HAL_PWREx_EnterSTOP0Mode,"ax",%progbits
 2387              		.align	1
 2388              		.global	HAL_PWREx_EnterSTOP0Mode
 2389              		.syntax unified
 2390              		.thumb
 2391              		.thumb_func
 2393              	HAL_PWREx_EnterSTOP0Mode:
 2394              	.LFB475:
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 0 mode.
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, main and low voltage regulators are ON.
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is higher although the startup time is reduced.
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2395              		.loc 1 1189 1
 2396              		.cfi_startproc
 2397              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccv4yhsY.s 			page 63


 2398              		@ frame_needed = 1, uses_anonymous_args = 0
 2399              		@ link register save eliminated.
 2400 0000 80B4     		push	{r7}
 2401              		.cfi_def_cfa_offset 4
 2402              		.cfi_offset 7, -4
 2403 0002 83B0     		sub	sp, sp, #12
 2404              		.cfi_def_cfa_offset 16
 2405 0004 00AF     		add	r7, sp, #0
 2406              		.cfi_def_cfa_register 7
 2407 0006 0346     		mov	r3, r0
 2408 0008 FB71     		strb	r3, [r7, #7]
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 0 mode with Main Regulator */
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 2409              		.loc 1 1194 3
 2410 000a 104B     		ldr	r3, .L181
 2411 000c 1B68     		ldr	r3, [r3]
 2412 000e 0F4A     		ldr	r2, .L181
 2413 0010 23F00703 		bic	r3, r3, #7
 2414 0014 1360     		str	r3, [r2]
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2415              		.loc 1 1197 3
 2416 0016 0E4B     		ldr	r3, .L181+4
 2417 0018 1B69     		ldr	r3, [r3, #16]
 2418 001a 0D4A     		ldr	r2, .L181+4
 2419 001c 43F00403 		orr	r3, r3, #4
 2420 0020 1361     		str	r3, [r2, #16]
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2421              		.loc 1 1200 5
 2422 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2423 0024 012B     		cmp	r3, #1
 2424 0026 01D1     		bne	.L179
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2425              		.loc 1 1203 5
 2426              		.syntax unified
 2427              	@ 1203 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2428 0028 30BF     		wfi
 2429              	@ 0 "" 2
 2430              		.thumb
 2431              		.syntax unified
 2432 002a 02E0     		b	.L180
 2433              	.L179:
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2434              		.loc 1 1208 5
 2435              		.syntax unified
ARM GAS  /tmp/ccv4yhsY.s 			page 64


 2436              	@ 1208 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2437 002c 40BF     		sev
 2438              	@ 0 "" 2
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2439              		.loc 1 1209 5
 2440              	@ 1209 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2441 002e 20BF     		wfe
 2442              	@ 0 "" 2
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2443              		.loc 1 1210 5
 2444              	@ 1210 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2445 0030 20BF     		wfe
 2446              	@ 0 "" 2
 2447              		.thumb
 2448              		.syntax unified
 2449              	.L180:
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2450              		.loc 1 1214 3
 2451 0032 074B     		ldr	r3, .L181+4
 2452 0034 1B69     		ldr	r3, [r3, #16]
 2453 0036 064A     		ldr	r2, .L181+4
 2454 0038 23F00403 		bic	r3, r3, #4
 2455 003c 1361     		str	r3, [r2, #16]
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2456              		.loc 1 1215 1
 2457 003e 00BF     		nop
 2458 0040 0C37     		adds	r7, r7, #12
 2459              		.cfi_def_cfa_offset 4
 2460 0042 BD46     		mov	sp, r7
 2461              		.cfi_def_cfa_register 13
 2462              		@ sp needed
 2463 0044 5DF8047B 		ldr	r7, [sp], #4
 2464              		.cfi_restore 7
 2465              		.cfi_def_cfa_offset 0
 2466 0048 7047     		bx	lr
 2467              	.L182:
 2468 004a 00BF     		.align	2
 2469              	.L181:
 2470 004c 00700040 		.word	1073770496
 2471 0050 00ED00E0 		.word	-536810240
 2472              		.cfi_endproc
 2473              	.LFE475:
 2475              		.section	.text.HAL_PWREx_EnterSTOP1Mode,"ax",%progbits
 2476              		.align	1
 2477              		.global	HAL_PWREx_EnterSTOP1Mode
 2478              		.syntax unified
 2479              		.thumb
 2480              		.thumb_func
 2482              	HAL_PWREx_EnterSTOP1Mode:
 2483              	.LFB476:
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 1 mode.
ARM GAS  /tmp/ccv4yhsY.s 			page 65


1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, only low power voltage regulator is ON.
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped; the PLL, the MSI,
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capabilit
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the H
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is pr
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        only to the peripheral requesting it.
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2484              		.loc 1 1240 1
 2485              		.cfi_startproc
 2486              		@ args = 0, pretend = 0, frame = 8
 2487              		@ frame_needed = 1, uses_anonymous_args = 0
 2488              		@ link register save eliminated.
 2489 0000 80B4     		push	{r7}
 2490              		.cfi_def_cfa_offset 4
 2491              		.cfi_offset 7, -4
 2492 0002 83B0     		sub	sp, sp, #12
 2493              		.cfi_def_cfa_offset 16
 2494 0004 00AF     		add	r7, sp, #0
 2495              		.cfi_def_cfa_register 7
 2496 0006 0346     		mov	r3, r0
 2497 0008 FB71     		strb	r3, [r7, #7]
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameters */
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Stop 1 mode with Low-Power Regulator */
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 2498              		.loc 1 1245 3
 2499 000a 114B     		ldr	r3, .L186
 2500 000c 1B68     		ldr	r3, [r3]
 2501 000e 23F00703 		bic	r3, r3, #7
 2502 0012 0F4A     		ldr	r2, .L186
 2503 0014 43F00103 		orr	r3, r3, #1
 2504 0018 1360     		str	r3, [r2]
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2505              		.loc 1 1248 3
 2506 001a 0E4B     		ldr	r3, .L186+4
 2507 001c 1B69     		ldr	r3, [r3, #16]
 2508 001e 0D4A     		ldr	r2, .L186+4
 2509 0020 43F00403 		orr	r3, r3, #4
 2510 0024 1361     		str	r3, [r2, #16]
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
ARM GAS  /tmp/ccv4yhsY.s 			page 66


1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2511              		.loc 1 1251 5
 2512 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2513 0028 012B     		cmp	r3, #1
 2514 002a 01D1     		bne	.L184
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2515              		.loc 1 1254 5
 2516              		.syntax unified
 2517              	@ 1254 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2518 002c 30BF     		wfi
 2519              	@ 0 "" 2
 2520              		.thumb
 2521              		.syntax unified
 2522 002e 02E0     		b	.L185
 2523              	.L184:
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2524              		.loc 1 1259 5
 2525              		.syntax unified
 2526              	@ 1259 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2527 0030 40BF     		sev
 2528              	@ 0 "" 2
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2529              		.loc 1 1260 5
 2530              	@ 1260 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2531 0032 20BF     		wfe
 2532              	@ 0 "" 2
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2533              		.loc 1 1261 5
 2534              	@ 1261 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2535 0034 20BF     		wfe
 2536              	@ 0 "" 2
 2537              		.thumb
 2538              		.syntax unified
 2539              	.L185:
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2540              		.loc 1 1265 3
 2541 0036 074B     		ldr	r3, .L186+4
 2542 0038 1B69     		ldr	r3, [r3, #16]
 2543 003a 064A     		ldr	r2, .L186+4
 2544 003c 23F00403 		bic	r3, r3, #4
 2545 0040 1361     		str	r3, [r2, #16]
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2546              		.loc 1 1266 1
 2547 0042 00BF     		nop
 2548 0044 0C37     		adds	r7, r7, #12
 2549              		.cfi_def_cfa_offset 4
 2550 0046 BD46     		mov	sp, r7
ARM GAS  /tmp/ccv4yhsY.s 			page 67


 2551              		.cfi_def_cfa_register 13
 2552              		@ sp needed
 2553 0048 5DF8047B 		ldr	r7, [sp], #4
 2554              		.cfi_restore 7
 2555              		.cfi_def_cfa_offset 0
 2556 004c 7047     		bx	lr
 2557              	.L187:
 2558 004e 00BF     		.align	2
 2559              	.L186:
 2560 0050 00700040 		.word	1073770496
 2561 0054 00ED00E0 		.word	-536810240
 2562              		.cfi_endproc
 2563              	.LFE476:
 2565              		.section	.text.HAL_PWREx_EnterSTOP2Mode,"ax",%progbits
 2566              		.align	1
 2567              		.global	HAL_PWREx_EnterSTOP2Mode
 2568              		.syntax unified
 2569              		.thumb
 2570              		.thumb_func
 2572              	HAL_PWREx_EnterSTOP2Mode:
 2573              	.LFB477:
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Stop 2 mode.
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, only low power voltage regulator is ON.
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Stop 2 mode, all I/O pins keep the same state as in Run mode.
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  All clocks in the VCORE domain are stopped, the PLL, the MSI,
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off 
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagate
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        to the peripheral requesting it.
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and register contents are preserved.
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM3 content is preserved depending on RRSTP bit setting (not available on all devices)
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is available.
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        Otherwise, Stop 1 mode is entered.
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  When exiting Stop 2 mode by issuing an interrupt or a wakeup event,
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *         is set; the MSI oscillator is selected if STOPWUCK is cleared.
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *          This parameter can be one of the following values:
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2574              		.loc 1 1293 1
 2575              		.cfi_startproc
 2576              		@ args = 0, pretend = 0, frame = 8
 2577              		@ frame_needed = 1, uses_anonymous_args = 0
 2578              		@ link register save eliminated.
 2579 0000 80B4     		push	{r7}
 2580              		.cfi_def_cfa_offset 4
 2581              		.cfi_offset 7, -4
 2582 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/ccv4yhsY.s 			page 68


 2583              		.cfi_def_cfa_offset 16
 2584 0004 00AF     		add	r7, sp, #0
 2585              		.cfi_def_cfa_register 7
 2586 0006 0346     		mov	r3, r0
 2587 0008 FB71     		strb	r3, [r7, #7]
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check the parameter */
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Stop mode 2 */
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 2588              		.loc 1 1298 3
 2589 000a 114B     		ldr	r3, .L191
 2590 000c 1B68     		ldr	r3, [r3]
 2591 000e 23F00703 		bic	r3, r3, #7
 2592 0012 0F4A     		ldr	r2, .L191
 2593 0014 43F00203 		orr	r3, r3, #2
 2594 0018 1360     		str	r3, [r2]
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2595              		.loc 1 1301 3
 2596 001a 0E4B     		ldr	r3, .L191+4
 2597 001c 1B69     		ldr	r3, [r3, #16]
 2598 001e 0D4A     		ldr	r2, .L191+4
 2599 0020 43F00403 		orr	r3, r3, #4
 2600 0024 1361     		str	r3, [r2, #16]
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Select Stop mode entry --------------------------------------------------*/
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(STOPEntry == PWR_STOPENTRY_WFI)
 2601              		.loc 1 1304 5
 2602 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2603 0028 012B     		cmp	r3, #1
 2604 002a 01D1     		bne	.L189
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Interrupt */
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFI();
 2605              		.loc 1 1307 5
 2606              		.syntax unified
 2607              	@ 1307 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2608 002c 30BF     		wfi
 2609              	@ 0 "" 2
 2610              		.thumb
 2611              		.syntax unified
 2612 002e 02E0     		b	.L190
 2613              	.L189:
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   else
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Request Wait For Event */
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __SEV();
 2614              		.loc 1 1312 5
 2615              		.syntax unified
 2616              	@ 1312 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2617 0030 40BF     		sev
 2618              	@ 0 "" 2
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2619              		.loc 1 1313 5
ARM GAS  /tmp/ccv4yhsY.s 			page 69


 2620              	@ 1313 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2621 0032 20BF     		wfe
 2622              	@ 0 "" 2
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __WFE();
 2623              		.loc 1 1314 5
 2624              	@ 1314 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2625 0034 20BF     		wfe
 2626              	@ 0 "" 2
 2627              		.thumb
 2628              		.syntax unified
 2629              	.L190:
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2630              		.loc 1 1318 3
 2631 0036 074B     		ldr	r3, .L191+4
 2632 0038 1B69     		ldr	r3, [r3, #16]
 2633 003a 064A     		ldr	r2, .L191+4
 2634 003c 23F00403 		bic	r3, r3, #4
 2635 0040 1361     		str	r3, [r2, #16]
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2636              		.loc 1 1319 1
 2637 0042 00BF     		nop
 2638 0044 0C37     		adds	r7, r7, #12
 2639              		.cfi_def_cfa_offset 4
 2640 0046 BD46     		mov	sp, r7
 2641              		.cfi_def_cfa_register 13
 2642              		@ sp needed
 2643 0048 5DF8047B 		ldr	r7, [sp], #4
 2644              		.cfi_restore 7
 2645              		.cfi_def_cfa_offset 0
 2646 004c 7047     		bx	lr
 2647              	.L192:
 2648 004e 00BF     		.align	2
 2649              	.L191:
 2650 0050 00700040 		.word	1073770496
 2651 0054 00ED00E0 		.word	-536810240
 2652              		.cfi_endproc
 2653              	.LFE477:
 2655              		.section	.text.HAL_PWREx_EnterSHUTDOWNMode,"ax",%progbits
 2656              		.align	1
 2657              		.global	HAL_PWREx_EnterSHUTDOWNMode
 2658              		.syntax unified
 2659              		.thumb
 2660              		.thumb_func
 2662              	HAL_PWREx_EnterSHUTDOWNMode:
 2663              	.LFB478:
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief Enter Shutdown mode.
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switche
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        off. The voltage regulator is disabled and Vcore domain is powered off.
ARM GAS  /tmp/ccv4yhsY.s 			page 70


1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   *        The BOR is not available.
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog s
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_EnterSHUTDOWNMode(void)
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2664              		.loc 1 1335 1
 2665              		.cfi_startproc
 2666              		@ args = 0, pretend = 0, frame = 0
 2667              		@ frame_needed = 1, uses_anonymous_args = 0
 2668              		@ link register save eliminated.
 2669 0000 80B4     		push	{r7}
 2670              		.cfi_def_cfa_offset 4
 2671              		.cfi_offset 7, -4
 2672 0002 00AF     		add	r7, sp, #0
 2673              		.cfi_def_cfa_register 7
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set Shutdown mode */
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 2674              		.loc 1 1338 3
 2675 0004 094B     		ldr	r3, .L194
 2676 0006 1B68     		ldr	r3, [r3]
 2677 0008 23F00703 		bic	r3, r3, #7
 2678 000c 074A     		ldr	r2, .L194
 2679 000e 43F00403 		orr	r3, r3, #4
 2680 0012 1360     		str	r3, [r2]
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 2681              		.loc 1 1341 3
 2682 0014 064B     		ldr	r3, .L194+4
 2683 0016 1B69     		ldr	r3, [r3, #16]
 2684 0018 054A     		ldr	r2, .L194+4
 2685 001a 43F00403 		orr	r3, r3, #4
 2686 001e 1361     		str	r3, [r2, #16]
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /* This option is used to ensure that store operations are completed */
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined ( __CC_ARM)
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __force_stores();
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Request Wait For Interrupt */
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   __WFI();
 2687              		.loc 1 1348 3
 2688              		.syntax unified
 2689              	@ 1348 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c" 1
 2690 0020 30BF     		wfi
 2691              	@ 0 "" 2
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2692              		.loc 1 1349 1
 2693              		.thumb
 2694              		.syntax unified
 2695 0022 00BF     		nop
 2696 0024 BD46     		mov	sp, r7
 2697              		.cfi_def_cfa_register 13
 2698              		@ sp needed
 2699 0026 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccv4yhsY.s 			page 71


 2700              		.cfi_restore 7
 2701              		.cfi_def_cfa_offset 0
 2702 002a 7047     		bx	lr
 2703              	.L195:
 2704              		.align	2
 2705              	.L194:
 2706 002c 00700040 		.word	1073770496
 2707 0030 00ED00E0 		.word	-536810240
 2708              		.cfi_endproc
 2709              	.LFE478:
 2711              		.section	.text.HAL_PWREx_PVD_PVM_IRQHandler,"ax",%progbits
 2712              		.align	1
 2713              		.global	HAL_PWREx_PVD_PVM_IRQHandler
 2714              		.syntax unified
 2715              		.thumb
 2716              		.thumb_func
 2718              	HAL_PWREx_PVD_PVM_IRQHandler:
 2719              	.LFB479:
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief This function handles the PWR PVD/PVMx interrupt request.
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @note This API should be called under the PVD_PVM_IRQHandler().
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** void HAL_PWREx_PVD_PVM_IRQHandler(void)
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2720              		.loc 1 1360 1
 2721              		.cfi_startproc
 2722              		@ args = 0, pretend = 0, frame = 0
 2723              		@ frame_needed = 1, uses_anonymous_args = 0
 2724 0000 80B5     		push	{r7, lr}
 2725              		.cfi_def_cfa_offset 8
 2726              		.cfi_offset 7, -8
 2727              		.cfi_offset 14, -4
 2728 0002 00AF     		add	r7, sp, #0
 2729              		.cfi_def_cfa_register 7
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Check PWR exti flag */
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 2730              		.loc 1 1362 6
 2731 0004 1C4B     		ldr	r3, .L203
 2732 0006 5B69     		ldr	r3, [r3, #20]
 2733 0008 03F48033 		and	r3, r3, #65536
 2734              		.loc 1 1362 5
 2735 000c 002B     		cmp	r3, #0
 2736 000e 05D0     		beq	.L197
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVD interrupt user callback */
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWR_PVDCallback();
 2737              		.loc 1 1365 5
 2738 0010 FFF7FEFF 		bl	HAL_PWR_PVDCallback
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVD exti pending bit */
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 2739              		.loc 1 1368 5
ARM GAS  /tmp/ccv4yhsY.s 			page 72


 2740 0014 184B     		ldr	r3, .L203
 2741 0016 4FF48032 		mov	r2, #65536
 2742 001a 5A61     		str	r2, [r3, #20]
 2743              	.L197:
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* Next, successively check PVMx exti flags */
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 2744              		.loc 1 1372 6
 2745 001c 164B     		ldr	r3, .L203
 2746 001e 5B6B     		ldr	r3, [r3, #52]
 2747 0020 03F00803 		and	r3, r3, #8
 2748              		.loc 1 1372 5
 2749 0024 002B     		cmp	r3, #0
 2750 0026 04D0     		beq	.L198
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM1 interrupt user callback */
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM1Callback();
 2751              		.loc 1 1375 5
 2752 0028 FFF7FEFF 		bl	HAL_PWREx_PVM1Callback
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM1 exti pending bit */
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 2753              		.loc 1 1378 5
 2754 002c 124B     		ldr	r3, .L203
 2755 002e 0822     		movs	r2, #8
 2756 0030 5A63     		str	r2, [r3, #52]
 2757              	.L198:
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 2758              		.loc 1 1382 6
 2759 0032 114B     		ldr	r3, .L203
 2760 0034 5B6B     		ldr	r3, [r3, #52]
 2761 0036 03F01003 		and	r3, r3, #16
 2762              		.loc 1 1382 5
 2763 003a 002B     		cmp	r3, #0
 2764 003c 04D0     		beq	.L199
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM2 interrupt user callback */
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM2Callback();
 2765              		.loc 1 1385 5
 2766 003e FFF7FEFF 		bl	HAL_PWREx_PVM2Callback
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM2 exti pending bit */
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 2767              		.loc 1 1388 5
 2768 0042 0D4B     		ldr	r3, .L203
 2769 0044 1022     		movs	r2, #16
 2770 0046 5A63     		str	r2, [r3, #52]
 2771              	.L199:
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 2772              		.loc 1 1391 6
 2773 0048 0B4B     		ldr	r3, .L203
ARM GAS  /tmp/ccv4yhsY.s 			page 73


 2774 004a 5B6B     		ldr	r3, [r3, #52]
 2775 004c 03F02003 		and	r3, r3, #32
 2776              		.loc 1 1391 5
 2777 0050 002B     		cmp	r3, #0
 2778 0052 04D0     		beq	.L200
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM3 interrupt user callback */
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM3Callback();
 2779              		.loc 1 1394 5
 2780 0054 FFF7FEFF 		bl	HAL_PWREx_PVM3Callback
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM3 exti pending bit */
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 2781              		.loc 1 1397 5
 2782 0058 074B     		ldr	r3, .L203
 2783 005a 2022     		movs	r2, #32
 2784 005c 5A63     		str	r2, [r3, #52]
 2785              	.L200:
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 2786              		.loc 1 1399 6
 2787 005e 064B     		ldr	r3, .L203
 2788 0060 5B6B     		ldr	r3, [r3, #52]
 2789 0062 03F04003 		and	r3, r3, #64
 2790              		.loc 1 1399 5
 2791 0066 002B     		cmp	r3, #0
 2792 0068 04D0     		beq	.L202
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   {
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* PWR PVM4 interrupt user callback */
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     HAL_PWREx_PVM4Callback();
 2793              		.loc 1 1402 5
 2794 006a FFF7FEFF 		bl	HAL_PWREx_PVM4Callback
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     /* Clear PVM4 exti pending bit */
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****     __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 2795              		.loc 1 1405 5
 2796 006e 024B     		ldr	r3, .L203
 2797 0070 4022     		movs	r2, #64
 2798 0072 5A63     		str	r2, [r3, #52]
 2799              	.L202:
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   }
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2800              		.loc 1 1407 1
 2801 0074 00BF     		nop
 2802 0076 80BD     		pop	{r7, pc}
 2803              	.L204:
 2804              		.align	2
 2805              	.L203:
 2806 0078 00040140 		.word	1073808384
 2807              		.cfi_endproc
 2808              	.LFE479:
 2810              		.section	.text.HAL_PWREx_PVM1Callback,"ax",%progbits
 2811              		.align	1
 2812              		.weak	HAL_PWREx_PVM1Callback
 2813              		.syntax unified
 2814              		.thumb
 2815              		.thumb_func
ARM GAS  /tmp/ccv4yhsY.s 			page 74


 2817              	HAL_PWREx_PVM1Callback:
 2818              	.LFB480:
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME1)
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM1 interrupt callback
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM1Callback(void)
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2819              		.loc 1 1416 1
 2820              		.cfi_startproc
 2821              		@ args = 0, pretend = 0, frame = 0
 2822              		@ frame_needed = 1, uses_anonymous_args = 0
 2823              		@ link register save eliminated.
 2824 0000 80B4     		push	{r7}
 2825              		.cfi_def_cfa_offset 4
 2826              		.cfi_offset 7, -4
 2827 0002 00AF     		add	r7, sp, #0
 2828              		.cfi_def_cfa_register 7
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM1Callback() API can be implemented in the user file
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2829              		.loc 1 1420 1
 2830 0004 00BF     		nop
 2831 0006 BD46     		mov	sp, r7
 2832              		.cfi_def_cfa_register 13
 2833              		@ sp needed
 2834 0008 5DF8047B 		ldr	r7, [sp], #4
 2835              		.cfi_restore 7
 2836              		.cfi_def_cfa_offset 0
 2837 000c 7047     		bx	lr
 2838              		.cfi_endproc
 2839              	.LFE480:
 2841              		.section	.text.HAL_PWREx_PVM2Callback,"ax",%progbits
 2842              		.align	1
 2843              		.weak	HAL_PWREx_PVM2Callback
 2844              		.syntax unified
 2845              		.thumb
 2846              		.thumb_func
 2848              	HAL_PWREx_PVM2Callback:
 2849              	.LFB481:
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME1 */
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #if defined(PWR_CR2_PVME2)
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM2 interrupt callback
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM2Callback(void)
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2850              		.loc 1 1429 1
 2851              		.cfi_startproc
 2852              		@ args = 0, pretend = 0, frame = 0
 2853              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccv4yhsY.s 			page 75


 2854              		@ link register save eliminated.
 2855 0000 80B4     		push	{r7}
 2856              		.cfi_def_cfa_offset 4
 2857              		.cfi_offset 7, -4
 2858 0002 00AF     		add	r7, sp, #0
 2859              		.cfi_def_cfa_register 7
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM2Callback() API can be implemented in the user file
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2860              		.loc 1 1433 1
 2861 0004 00BF     		nop
 2862 0006 BD46     		mov	sp, r7
 2863              		.cfi_def_cfa_register 13
 2864              		@ sp needed
 2865 0008 5DF8047B 		ldr	r7, [sp], #4
 2866              		.cfi_restore 7
 2867              		.cfi_def_cfa_offset 0
 2868 000c 7047     		bx	lr
 2869              		.cfi_endproc
 2870              	.LFE481:
 2872              		.section	.text.HAL_PWREx_PVM3Callback,"ax",%progbits
 2873              		.align	1
 2874              		.weak	HAL_PWREx_PVM3Callback
 2875              		.syntax unified
 2876              		.thumb
 2877              		.thumb_func
 2879              	HAL_PWREx_PVM3Callback:
 2880              	.LFB482:
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** #endif /* PWR_CR2_PVME2 */
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM3 interrupt callback
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM3Callback(void)
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2881              		.loc 1 1441 1
 2882              		.cfi_startproc
 2883              		@ args = 0, pretend = 0, frame = 0
 2884              		@ frame_needed = 1, uses_anonymous_args = 0
 2885              		@ link register save eliminated.
 2886 0000 80B4     		push	{r7}
 2887              		.cfi_def_cfa_offset 4
 2888              		.cfi_offset 7, -4
 2889 0002 00AF     		add	r7, sp, #0
 2890              		.cfi_def_cfa_register 7
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM3Callback() API can be implemented in the user file
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2891              		.loc 1 1445 1
 2892 0004 00BF     		nop
 2893 0006 BD46     		mov	sp, r7
 2894              		.cfi_def_cfa_register 13
 2895              		@ sp needed
 2896 0008 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccv4yhsY.s 			page 76


 2897              		.cfi_restore 7
 2898              		.cfi_def_cfa_offset 0
 2899 000c 7047     		bx	lr
 2900              		.cfi_endproc
 2901              	.LFE482:
 2903              		.section	.text.HAL_PWREx_PVM4Callback,"ax",%progbits
 2904              		.align	1
 2905              		.weak	HAL_PWREx_PVM4Callback
 2906              		.syntax unified
 2907              		.thumb
 2908              		.thumb_func
 2910              	HAL_PWREx_PVM4Callback:
 2911              	.LFB483:
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** 
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** /**
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @brief PWR PVM4 interrupt callback
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   * @retval None
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   */
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** __weak void HAL_PWREx_PVM4Callback(void)
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** {
 2912              		.loc 1 1452 1
 2913              		.cfi_startproc
 2914              		@ args = 0, pretend = 0, frame = 0
 2915              		@ frame_needed = 1, uses_anonymous_args = 0
 2916              		@ link register save eliminated.
 2917 0000 80B4     		push	{r7}
 2918              		.cfi_def_cfa_offset 4
 2919              		.cfi_offset 7, -4
 2920 0002 00AF     		add	r7, sp, #0
 2921              		.cfi_def_cfa_register 7
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****   /* NOTE : This function should not be modified; when the callback is needed,
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****             HAL_PWREx_PVM4Callback() API can be implemented in the user file
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c ****    */
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c **** }
 2922              		.loc 1 1456 1
 2923 0004 00BF     		nop
 2924 0006 BD46     		mov	sp, r7
 2925              		.cfi_def_cfa_register 13
 2926              		@ sp needed
 2927 0008 5DF8047B 		ldr	r7, [sp], #4
 2928              		.cfi_restore 7
 2929              		.cfi_def_cfa_offset 0
 2930 000c 7047     		bx	lr
 2931              		.cfi_endproc
 2932              	.LFE483:
 2934              		.text
 2935              	.Letext0:
 2936              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 2937              		.file 3 "Drivers/CMSIS/Core/Include/core_cm4.h"
 2938              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 2939              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2940              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2941              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 2942              		.file 8 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2943              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
ARM GAS  /tmp/ccv4yhsY.s 			page 77


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_pwr_ex.c
     /tmp/ccv4yhsY.s:21     .rodata.CHANNEL_OFFSET_TAB:00000000 $d
     /tmp/ccv4yhsY.s:24     .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
     /tmp/ccv4yhsY.s:27     .text.HAL_PWREx_GetVoltageRange:00000000 $t
     /tmp/ccv4yhsY.s:33     .text.HAL_PWREx_GetVoltageRange:00000000 HAL_PWREx_GetVoltageRange
     /tmp/ccv4yhsY.s:62     .text.HAL_PWREx_GetVoltageRange:00000018 $d
     /tmp/ccv4yhsY.s:67     .text.HAL_PWREx_ControlVoltageScaling:00000000 $t
     /tmp/ccv4yhsY.s:73     .text.HAL_PWREx_ControlVoltageScaling:00000000 HAL_PWREx_ControlVoltageScaling
     /tmp/ccv4yhsY.s:181    .text.HAL_PWREx_ControlVoltageScaling:000000a0 $d
     /tmp/ccv4yhsY.s:188    .text.HAL_PWREx_EnableBatteryCharging:00000000 $t
     /tmp/ccv4yhsY.s:194    .text.HAL_PWREx_EnableBatteryCharging:00000000 HAL_PWREx_EnableBatteryCharging
     /tmp/ccv4yhsY.s:237    .text.HAL_PWREx_EnableBatteryCharging:00000030 $d
     /tmp/ccv4yhsY.s:242    .text.HAL_PWREx_DisableBatteryCharging:00000000 $t
     /tmp/ccv4yhsY.s:248    .text.HAL_PWREx_DisableBatteryCharging:00000000 HAL_PWREx_DisableBatteryCharging
     /tmp/ccv4yhsY.s:278    .text.HAL_PWREx_DisableBatteryCharging:0000001c $d
     /tmp/ccv4yhsY.s:283    .text.HAL_PWREx_EnableVddUSB:00000000 $t
     /tmp/ccv4yhsY.s:289    .text.HAL_PWREx_EnableVddUSB:00000000 HAL_PWREx_EnableVddUSB
     /tmp/ccv4yhsY.s:319    .text.HAL_PWREx_EnableVddUSB:0000001c $d
     /tmp/ccv4yhsY.s:324    .text.HAL_PWREx_DisableVddUSB:00000000 $t
     /tmp/ccv4yhsY.s:330    .text.HAL_PWREx_DisableVddUSB:00000000 HAL_PWREx_DisableVddUSB
     /tmp/ccv4yhsY.s:360    .text.HAL_PWREx_DisableVddUSB:0000001c $d
     /tmp/ccv4yhsY.s:365    .text.HAL_PWREx_EnableVddIO2:00000000 $t
     /tmp/ccv4yhsY.s:371    .text.HAL_PWREx_EnableVddIO2:00000000 HAL_PWREx_EnableVddIO2
     /tmp/ccv4yhsY.s:401    .text.HAL_PWREx_EnableVddIO2:0000001c $d
     /tmp/ccv4yhsY.s:406    .text.HAL_PWREx_DisableVddIO2:00000000 $t
     /tmp/ccv4yhsY.s:412    .text.HAL_PWREx_DisableVddIO2:00000000 HAL_PWREx_DisableVddIO2
     /tmp/ccv4yhsY.s:442    .text.HAL_PWREx_DisableVddIO2:0000001c $d
     /tmp/ccv4yhsY.s:447    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 $t
     /tmp/ccv4yhsY.s:453    .text.HAL_PWREx_EnableInternalWakeUpLine:00000000 HAL_PWREx_EnableInternalWakeUpLine
     /tmp/ccv4yhsY.s:483    .text.HAL_PWREx_EnableInternalWakeUpLine:0000001c $d
     /tmp/ccv4yhsY.s:488    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 $t
     /tmp/ccv4yhsY.s:494    .text.HAL_PWREx_DisableInternalWakeUpLine:00000000 HAL_PWREx_DisableInternalWakeUpLine
     /tmp/ccv4yhsY.s:524    .text.HAL_PWREx_DisableInternalWakeUpLine:0000001c $d
     /tmp/ccv4yhsY.s:529    .text.HAL_PWREx_EnableGPIOPullUp:00000000 $t
     /tmp/ccv4yhsY.s:535    .text.HAL_PWREx_EnableGPIOPullUp:00000000 HAL_PWREx_EnableGPIOPullUp
     /tmp/ccv4yhsY.s:562    .text.HAL_PWREx_EnableGPIOPullUp:0000001c $d
     /tmp/ccv4yhsY.s:570    .text.HAL_PWREx_EnableGPIOPullUp:0000003c $t
     /tmp/ccv4yhsY.s:743    .text.HAL_PWREx_EnableGPIOPullUp:00000144 $d
     /tmp/ccv4yhsY.s:748    .text.HAL_PWREx_DisableGPIOPullUp:00000000 $t
     /tmp/ccv4yhsY.s:754    .text.HAL_PWREx_DisableGPIOPullUp:00000000 HAL_PWREx_DisableGPIOPullUp
     /tmp/ccv4yhsY.s:781    .text.HAL_PWREx_DisableGPIOPullUp:0000001c $d
     /tmp/ccv4yhsY.s:789    .text.HAL_PWREx_DisableGPIOPullUp:0000003c $t
     /tmp/ccv4yhsY.s:903    .text.HAL_PWREx_DisableGPIOPullUp:000000d8 $d
     /tmp/ccv4yhsY.s:908    .text.HAL_PWREx_EnableGPIOPullDown:00000000 $t
     /tmp/ccv4yhsY.s:914    .text.HAL_PWREx_EnableGPIOPullDown:00000000 HAL_PWREx_EnableGPIOPullDown
     /tmp/ccv4yhsY.s:941    .text.HAL_PWREx_EnableGPIOPullDown:0000001c $d
     /tmp/ccv4yhsY.s:949    .text.HAL_PWREx_EnableGPIOPullDown:0000003c $t
     /tmp/ccv4yhsY.s:1122   .text.HAL_PWREx_EnableGPIOPullDown:00000144 $d
     /tmp/ccv4yhsY.s:1127   .text.HAL_PWREx_DisableGPIOPullDown:00000000 $t
     /tmp/ccv4yhsY.s:1133   .text.HAL_PWREx_DisableGPIOPullDown:00000000 HAL_PWREx_DisableGPIOPullDown
     /tmp/ccv4yhsY.s:1160   .text.HAL_PWREx_DisableGPIOPullDown:0000001c $d
     /tmp/ccv4yhsY.s:1168   .text.HAL_PWREx_DisableGPIOPullDown:0000003c $t
     /tmp/ccv4yhsY.s:1283   .text.HAL_PWREx_DisableGPIOPullDown:000000dc $d
     /tmp/ccv4yhsY.s:1288   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 $t
     /tmp/ccv4yhsY.s:1294   .text.HAL_PWREx_EnablePullUpPullDownConfig:00000000 HAL_PWREx_EnablePullUpPullDownConfig
     /tmp/ccv4yhsY.s:1324   .text.HAL_PWREx_EnablePullUpPullDownConfig:0000001c $d
ARM GAS  /tmp/ccv4yhsY.s 			page 78


     /tmp/ccv4yhsY.s:1329   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 $t
     /tmp/ccv4yhsY.s:1335   .text.HAL_PWREx_DisablePullUpPullDownConfig:00000000 HAL_PWREx_DisablePullUpPullDownConfig
     /tmp/ccv4yhsY.s:1365   .text.HAL_PWREx_DisablePullUpPullDownConfig:0000001c $d
     /tmp/ccv4yhsY.s:1370   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 $t
     /tmp/ccv4yhsY.s:1376   .text.HAL_PWREx_EnableSRAM2ContentRetention:00000000 HAL_PWREx_EnableSRAM2ContentRetention
     /tmp/ccv4yhsY.s:1432   .text.HAL_PWREx_SetSRAM2ContentRetention:00000000 HAL_PWREx_SetSRAM2ContentRetention
     /tmp/ccv4yhsY.s:1398   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 $t
     /tmp/ccv4yhsY.s:1404   .text.HAL_PWREx_DisableSRAM2ContentRetention:00000000 HAL_PWREx_DisableSRAM2ContentRetention
     /tmp/ccv4yhsY.s:1426   .text.HAL_PWREx_SetSRAM2ContentRetention:00000000 $t
     /tmp/ccv4yhsY.s:1492   .text.HAL_PWREx_SetSRAM2ContentRetention:00000044 $d
     /tmp/ccv4yhsY.s:1497   .text.HAL_PWREx_EnablePVM1:00000000 $t
     /tmp/ccv4yhsY.s:1503   .text.HAL_PWREx_EnablePVM1:00000000 HAL_PWREx_EnablePVM1
     /tmp/ccv4yhsY.s:1533   .text.HAL_PWREx_EnablePVM1:0000001c $d
     /tmp/ccv4yhsY.s:1538   .text.HAL_PWREx_DisablePVM1:00000000 $t
     /tmp/ccv4yhsY.s:1544   .text.HAL_PWREx_DisablePVM1:00000000 HAL_PWREx_DisablePVM1
     /tmp/ccv4yhsY.s:1574   .text.HAL_PWREx_DisablePVM1:0000001c $d
     /tmp/ccv4yhsY.s:1579   .text.HAL_PWREx_EnablePVM2:00000000 $t
     /tmp/ccv4yhsY.s:1585   .text.HAL_PWREx_EnablePVM2:00000000 HAL_PWREx_EnablePVM2
     /tmp/ccv4yhsY.s:1615   .text.HAL_PWREx_EnablePVM2:0000001c $d
     /tmp/ccv4yhsY.s:1620   .text.HAL_PWREx_DisablePVM2:00000000 $t
     /tmp/ccv4yhsY.s:1626   .text.HAL_PWREx_DisablePVM2:00000000 HAL_PWREx_DisablePVM2
     /tmp/ccv4yhsY.s:1656   .text.HAL_PWREx_DisablePVM2:0000001c $d
     /tmp/ccv4yhsY.s:1661   .text.HAL_PWREx_EnablePVM3:00000000 $t
     /tmp/ccv4yhsY.s:1667   .text.HAL_PWREx_EnablePVM3:00000000 HAL_PWREx_EnablePVM3
     /tmp/ccv4yhsY.s:1697   .text.HAL_PWREx_EnablePVM3:0000001c $d
     /tmp/ccv4yhsY.s:1702   .text.HAL_PWREx_DisablePVM3:00000000 $t
     /tmp/ccv4yhsY.s:1708   .text.HAL_PWREx_DisablePVM3:00000000 HAL_PWREx_DisablePVM3
     /tmp/ccv4yhsY.s:1738   .text.HAL_PWREx_DisablePVM3:0000001c $d
     /tmp/ccv4yhsY.s:1743   .text.HAL_PWREx_EnablePVM4:00000000 $t
     /tmp/ccv4yhsY.s:1749   .text.HAL_PWREx_EnablePVM4:00000000 HAL_PWREx_EnablePVM4
     /tmp/ccv4yhsY.s:1779   .text.HAL_PWREx_EnablePVM4:0000001c $d
     /tmp/ccv4yhsY.s:1784   .text.HAL_PWREx_DisablePVM4:00000000 $t
     /tmp/ccv4yhsY.s:1790   .text.HAL_PWREx_DisablePVM4:00000000 HAL_PWREx_DisablePVM4
     /tmp/ccv4yhsY.s:1820   .text.HAL_PWREx_DisablePVM4:0000001c $d
     /tmp/ccv4yhsY.s:1825   .text.HAL_PWREx_ConfigPVM:00000000 $t
     /tmp/ccv4yhsY.s:1831   .text.HAL_PWREx_ConfigPVM:00000000 HAL_PWREx_ConfigPVM
     /tmp/ccv4yhsY.s:2231   .text.HAL_PWREx_ConfigPVM:00000290 $d
     /tmp/ccv4yhsY.s:2234   .text.HAL_PWREx_ConfigPVM:00000294 $t
     /tmp/ccv4yhsY.s:2253   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 $t
     /tmp/ccv4yhsY.s:2259   .text.HAL_PWREx_EnableLowPowerRunMode:00000000 HAL_PWREx_EnableLowPowerRunMode
     /tmp/ccv4yhsY.s:2289   .text.HAL_PWREx_EnableLowPowerRunMode:0000001c $d
     /tmp/ccv4yhsY.s:2294   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 $t
     /tmp/ccv4yhsY.s:2300   .text.HAL_PWREx_DisableLowPowerRunMode:00000000 HAL_PWREx_DisableLowPowerRunMode
     /tmp/ccv4yhsY.s:2380   .text.HAL_PWREx_DisableLowPowerRunMode:00000064 $d
     /tmp/ccv4yhsY.s:2387   .text.HAL_PWREx_EnterSTOP0Mode:00000000 $t
     /tmp/ccv4yhsY.s:2393   .text.HAL_PWREx_EnterSTOP0Mode:00000000 HAL_PWREx_EnterSTOP0Mode
     /tmp/ccv4yhsY.s:2470   .text.HAL_PWREx_EnterSTOP0Mode:0000004c $d
     /tmp/ccv4yhsY.s:2476   .text.HAL_PWREx_EnterSTOP1Mode:00000000 $t
     /tmp/ccv4yhsY.s:2482   .text.HAL_PWREx_EnterSTOP1Mode:00000000 HAL_PWREx_EnterSTOP1Mode
     /tmp/ccv4yhsY.s:2560   .text.HAL_PWREx_EnterSTOP1Mode:00000050 $d
     /tmp/ccv4yhsY.s:2566   .text.HAL_PWREx_EnterSTOP2Mode:00000000 $t
     /tmp/ccv4yhsY.s:2572   .text.HAL_PWREx_EnterSTOP2Mode:00000000 HAL_PWREx_EnterSTOP2Mode
     /tmp/ccv4yhsY.s:2650   .text.HAL_PWREx_EnterSTOP2Mode:00000050 $d
     /tmp/ccv4yhsY.s:2656   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 $t
     /tmp/ccv4yhsY.s:2662   .text.HAL_PWREx_EnterSHUTDOWNMode:00000000 HAL_PWREx_EnterSHUTDOWNMode
     /tmp/ccv4yhsY.s:2706   .text.HAL_PWREx_EnterSHUTDOWNMode:0000002c $d
     /tmp/ccv4yhsY.s:2712   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 $t
ARM GAS  /tmp/ccv4yhsY.s 			page 79


     /tmp/ccv4yhsY.s:2718   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000000 HAL_PWREx_PVD_PVM_IRQHandler
     /tmp/ccv4yhsY.s:2817   .text.HAL_PWREx_PVM1Callback:00000000 HAL_PWREx_PVM1Callback
     /tmp/ccv4yhsY.s:2848   .text.HAL_PWREx_PVM2Callback:00000000 HAL_PWREx_PVM2Callback
     /tmp/ccv4yhsY.s:2879   .text.HAL_PWREx_PVM3Callback:00000000 HAL_PWREx_PVM3Callback
     /tmp/ccv4yhsY.s:2910   .text.HAL_PWREx_PVM4Callback:00000000 HAL_PWREx_PVM4Callback
     /tmp/ccv4yhsY.s:2806   .text.HAL_PWREx_PVD_PVM_IRQHandler:00000078 $d
     /tmp/ccv4yhsY.s:2811   .text.HAL_PWREx_PVM1Callback:00000000 $t
     /tmp/ccv4yhsY.s:2842   .text.HAL_PWREx_PVM2Callback:00000000 $t
     /tmp/ccv4yhsY.s:2873   .text.HAL_PWREx_PVM3Callback:00000000 $t
     /tmp/ccv4yhsY.s:2904   .text.HAL_PWREx_PVM4Callback:00000000 $t
                           .group:00000000 wm4.0.e7b64c2c371cf922f2c8028878d5c18e
                           .group:00000000 wm4.stm32l4xx_hal_conf.h.23.286c2f63aaa73ed97ffb4d26f7caa6e9
                           .group:00000000 wm4.stm32l4xx.h.38.9f5830373ca31b8a3cd182fdc6c7b69a
                           .group:00000000 wm4.stm32l475xx.h.34.2f1a75aed66751e299f09004aef64973
                           .group:00000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32l475xx.h.423.4d783859c9ac66890c9807dd7bd3a4db
                           .group:00000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:00000000 wm4.stm32_hal_legacy.h.22.08b8350ccf512ba8d98002fb33e7cbe5
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32l4xx_hal_def.h.58.1058a33f7217e935f2a6b51956d66a69
                           .group:00000000 wm4.stm32l4xx_hal_rcc.h.156.ab8eecc4e10f4827a2aa75d3549a356d
                           .group:00000000 wm4.stm32l4xx_hal_rcc_ex.h.20.4a82a27d561b6d42fa16a54f82e29067
                           .group:00000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:00000000 wm4.stm32l4xx_hal_gpio_ex.h.21.7ea705f5185dd3c6b8ea336f2858cd46
                           .group:00000000 wm4.stm32l4xx_ll_dma.h.21.b30e7f48d60d1fc53041ec1e3fd6e54a
                           .group:00000000 wm4.stm32l4xx_hal_dma.h.166.54a7f8d65cee6f051d541dc010387b5a
                           .group:00000000 wm4.stm32l4xx_hal_dfsdm.h.21.6785e38d00075079c7f2e5657def82ae
                           .group:00000000 wm4.stm32l4xx_hal_cortex.h.21.cb491126bd2d6f44e90b66f27acb8434
                           .group:00000000 wm4.stm32l4xx_ll_adc.h.21.0c578f71501c74365c67044efed214d6
                           .group:00000000 wm4.stm32l4xx_hal_adc.h.411.68f60682cdb20556089756a482f23764
                           .group:00000000 wm4.stm32l4xx_hal_adc_ex.h.21.7b82cb80166a21dfa8cb3e2fa8f8e654
                           .group:00000000 wm4.stm32l4xx_hal_can.h.21.5019586d8e7137c0cec16eb1f9d6677b
                           .group:00000000 wm4.stm32l4xx_ll_exti.h.21.d866eff070d6f999af2ce4ea60aa40ac
                           .group:00000000 wm4.stm32l4xx_hal_comp.h.87.7f14cb673a463359c83faa552328844d
                           .group:00000000 wm4.stm32l4xx_hal_crc.h.21.4c36a140cca35e6a8e478e76c6ad98e3
                           .group:00000000 wm4.stm32l4xx_hal_crc_ex.h.21.9cc3dead436542d416ee5572c231a242
                           .group:00000000 wm4.stm32l4xx_hal_dac.h.21.69feba704135531cf3d9b92de27b71d5
                           .group:00000000 wm4.stm32l4xx_hal_dac_ex.h.21.c86699169bead5415cc3e94027b67df4
                           .group:00000000 wm4.stm32l4xx_hal_exti.h.21.242e0410874d91d6d7523948fff74125
                           .group:00000000 wm4.stm32l4xx_hal_firewall.h.21.7ed44f4228fcc2ef96d2177dd8632645
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.20.5e337018ccfa211b4afe888a79aae9f5
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.846.0445f6ea07a3f9aac82891c8687d96fb
                           .group:00000000 wm4.stm32l4xx_ll_usb.h.21.5b5e42fb72a33dd326d7b20064953946
                           .group:00000000 wm4.stm32l4xx_hal_hcd.h.107.73f2fd24f57e8822da5cc86bd5ad3dfd
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.21.e7fc2065051c77019a818818e4a637d8
                           .group:00000000 wm4.stm32l4xx_hal_i2c_ex.h.21.ad4ad4e558d4fec06df87d163a6927d7
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.737.fa3908c81294cf0f9894ae336466002c
                           .group:00000000 wm4.stm32l4xx_hal_irda.h.21.136c042f9eef333167a549cc099df0c9
                           .group:00000000 wm4.stm32l4xx_hal_irda_ex.h.21.e0ada4e6d2b2cadfb512dd3c8ac0a637
                           .group:00000000 wm4.stm32l4xx_hal_iwdg.h.21.f94ca75f2fe1ebc7a2a8d0f5b58d8430
                           .group:00000000 wm4.stm32l4xx_hal_lptim.h.21.78222ea6639fc8c02789d293a048991e
                           .group:00000000 wm4.stm32l4xx_ll_sdmmc.h.21.65a5a8696b6ca7b87cc93d218084d702
ARM GAS  /tmp/ccv4yhsY.s 			page 80


                           .group:00000000 wm4.stm32l4xx_hal_mmc.h.69.8f4159f0a88ef1ebc33c58a8f10362b9
                           .group:00000000 wm4.stm32l4xx_ll_fmc.h.21.156a244c55010643ee92c6119049cb68
                           .group:00000000 wm4.stm32l4xx_hal_nand.h.176.9bfeac6e4e757991088bbd0df44e2be9
                           .group:00000000 wm4.stm32l4xx_hal_nor.h.21.d47e91e825f466bbac02fac0a7845a7a
                           .group:00000000 wm4.stm32l4xx_hal_opamp.h.21.9d841e1eaccee939f247b3f973f8af5f
                           .group:00000000 wm4.stm32l4xx_hal_pcd.h.169.addb1fac652268a18a0707cfcb5e2e47
                           .group:00000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
                           .group:00000000 wm4.stm32l4xx_hal_pwr_ex.h.21.65ad8bbdbcb1950d945c0de10f22dc80
                           .group:00000000 wm4.stm32l4xx_hal_qspi.h.21.0291dad4eaa82101f2f77d76315c9b12
                           .group:00000000 wm4.stm32l4xx_hal_rng.h.21.96593715bdeab0c74ac9dfc538fb2feb
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.21.9da6b1aeebde99930891f803cb7f9678
                           .group:00000000 wm4.stm32l4xx_hal_rtc_ex.h.21.c692539378320719c7f2a2da1ca64502
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.999.c8bd9450c783628bd606ecb31bea5cc9
                           .group:00000000 wm4.stm32l4xx_hal_sai.h.21.c1165aaf2bbde65fae28ed4817be5cc5
                           .group:00000000 wm4.stm32l4xx_hal_sd.h.21.b395c90a87e82f7e8d77d4a518036063
                           .group:00000000 wm4.stm32l4xx_hal_smartcard.h.21.423c3ad63e0df35b864303e89e6d253c
                           .group:00000000 wm4.stm32l4xx_hal_smartcard_ex.h.21.801a2ce9252a785aec000b3fc7667a74
                           .group:00000000 wm4.stm32l4xx_hal_smbus.h.21.7480adb16468bfdce819ee591f21299e
                           .group:00000000 wm4.stm32l4xx_hal_smbus_ex.h.21.bdc715f5f6fb6612a871d3c03c3b871f
                           .group:00000000 wm4.stm32l4xx_hal_spi.h.21.3b51f9f7b241962f6b3483c47a43334f
                           .group:00000000 wm4.stm32l4xx_hal_sram.h.21.285210181e158bddc1cdde63dde572fd
                           .group:00000000 wm4.stm32l4xx_hal_swpmi.h.21.787f994f40b117a62aad9a6dd408b8fc
                           .group:00000000 wm4.stm32l4xx_hal_tim.h.21.d190832030e7505384ad081daa7ba8d6
                           .group:00000000 wm4.stm32l4xx_hal_tim_ex.h.21.1d0860218366ee9f64a97fd8af0ddee1
                           .group:00000000 wm4.stm32l4xx_hal_tsc.h.21.e9010049847ea38297d4b95a5ede0d8c
                           .group:00000000 wm4.stm32l4xx_hal_uart.h.21.480c0a64ca01596a921cda9dceb01df4
                           .group:00000000 wm4.stm32l4xx_hal_uart_ex.h.21.d793e64693c93af07c90464aef42bd83
                           .group:00000000 wm4.stm32l4xx_hal_usart.h.21.561c0058e33cb8df6671dcd29d5d25f9
                           .group:00000000 wm4.stm32l4xx_hal_usart_ex.h.21.111da650523691ebc80d64103d7b26e5
                           .group:00000000 wm4.stm32l4xx_hal_wwdg.h.21.073aa79d58120ae4fb8590c46b210051
                           .group:00000000 wm4.stm32l4xx_hal.h.75.d364b3778b3801d2f66bb409c48d396d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_PWR_PVDCallback
