(peripheral
    (group-name WDT)
    (name WDT)
    (address 0x40024000)
    (size 0x20)
    (access read-write)
    (description "Watchdog Timer")
    (interrupt
        (name WDT)
        (value 1)
    )
    (register
        (name CFG)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0xffff00)
        (reset-mask 0x7ffff07)
        (description "Configuration Register")
        (field
            (name CLKSEL)
            (bit-offset 24)
            (bit-width 3)
            (access read-write)
            (description "Select the frequency for the WDT. All values not enumerated below are undefined.")
            (value
                (value "0")
                (name "OFF")
                (description "Low Power Mode. value.")
            )
            (value
                (value "1")
                (name "128HZ")
                (description "128 Hz LFRC clock. value.")
            )
            (value
                (value "2")
                (name "16HZ")
                (description "16 Hz LFRC clock. value.")
            )
            (value
                (value "3")
                (name "1HZ")
                (description "1 Hz LFRC clock. value.")
            )
            (value
                (value "4")
                (name "1_16HZ")
                (description "1/16th Hz LFRC clock. value.")
            )
        )
        (field
            (name INTVAL)
            (bit-offset 16)
            (bit-width 8)
            (access read-write)
            (description "This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt.")
        )
        (field
            (name RESVAL)
            (bit-offset 8)
            (bit-width 8)
            (access read-write)
            (description "This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset.")
        )
        (field
            (name RESEN)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "This bitfield enables the WDT reset.")
        )
        (field
            (name INTEN)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "This bitfield enables the WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration. The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC.")
        )
        (field
            (name WDTEN)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "This bitfield enables the WDT.")
        )
    )
    (register
        (name RSTRT)
        (offset 0x4)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xff)
        (description "Restart the watchdog timer")
        (field
            (name RSTRT)
            (bit-offset 0)
            (bit-width 8)
            (access read-write)
            (description "Writing 0xB2 to WDTRSTRT restarts the watchdog timer.")
            (value
                (value "178")
                (name "KEYVALUE")
                (description "This is the key value to write to WDTRSTRT to restart the WDT. value.")
            )
        )
    )
    (register
        (name LOCK)
        (offset 0x8)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xff)
        (description "Locks the WDT")
        (field
            (name LOCK)
            (bit-offset 0)
            (bit-width 8)
            (access read-write)
            (description "Writing 0x3A locks the watchdog timer. Once locked, the WDTCFG reg cannot be written and WDTEN is set.")
            (value
                (value "58")
                (name "KEYVALUE")
                (description "This is the key value to write to WDTLOCK to lock the WDT. value.")
            )
        )
    )
    (register
        (name COUNT)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xff)
        (description "Current Counter Value for WDT")
        (field
            (name COUNT)
            (bit-offset 0)
            (bit-width 8)
            (access read-write)
            (description "Read-Only current value of the WDT counter")
        )
    )
    (register
        (name INTEN)
        (offset 0x200)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "WDT Interrupt register: Enable")
        (field
            (name WDT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Watchdog Timer Interrupt.")
        )
    )
    (register
        (name INTSTAT)
        (offset 0x204)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "WDT Interrupt register: Status")
        (field
            (name WDT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Watchdog Timer Interrupt.")
        )
    )
    (register
        (name INTCLR)
        (offset 0x208)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "WDT Interrupt register: Clear")
        (field
            (name WDT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Watchdog Timer Interrupt.")
        )
    )
    (register
        (name INTSET)
        (offset 0x20c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "WDT Interrupt register: Set")
        (field
            (name WDT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Watchdog Timer Interrupt.")
        )
    )
)