# riscv-cpu-simulator
Single-cycle RISC-V CPU simulator in C with five-stage datapath and optional cache modeling.
