Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c9f625389fa24240af78ff8848025c90 --incr --debug typical --relax --mt 6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project/FPGA/My_FPGA/TCL_project/Sim/Image_sim/user/src/Malloc/Shift_RAM/Line_Shift_RAM.v" Line 1. Module Line_Shift_RAM(RAM_Length=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Video_Image_Simulate_CMOS(IMG_HD...
Compiling module xil_defaultlib.RAMshift_taps(TOTAL_RAM_Length=1...
Compiling module xil_defaultlib.Line_Shift_RAM(RAM_Length=16)
Compiling module xil_defaultlib.Matrix_Generate_3X3(IMG_HDISP=16...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
