

================================================================
== Vitis HLS Report for 'A_IO_L2_in_3_x1'
================================================================
* Date:           Sun Sep 18 12:36:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37895|    37895|  0.126 ms|  0.126 ms|  37895|  37895|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- A_IO_L2_in_3_x1_loop_1_A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3  |     5121|     5121|         3|          1|          1|   5120|       yes|
        |- A_IO_L2_in_3_x1_loop_4_A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6  |    32770|    32770|         4|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x125, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_4_x15, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_3_x14, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.64ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6687]   --->   Operation 14 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln6687 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:6687]   --->   Operation 15 'specmemcore' 'specmemcore_ln6687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln6694 = br void" [./dut.cpp:6694]   --->   Operation 16 'br' 'br_ln6694' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %add_ln890_208, void"   --->   Operation 17 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c3_V = phi i4 3, void, i4 %select_ln890, void"   --->   Operation 18 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_524, void"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c4_V = phi i5 0, void, i5 %select_ln890_521, void"   --->   Operation 20 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c5_V_29 = phi i6 0, void, i6 %add_ln691_845, void"   --->   Operation 21 'phi' 'c5_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "%add_ln890_208 = add i13 %indvar_flatten13, i13 1"   --->   Operation 22 'add' 'add_ln890_208' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.64ns)   --->   "%icmp_ln890 = icmp_eq  i13 %indvar_flatten13, i13 5120"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 25 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln890_652 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 26 'icmp' 'icmp_ln890_652' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln6694 = select i1 %icmp_ln890_652, i5 0, i5 %c4_V" [./dut.cpp:6694]   --->   Operation 27 'select' 'select_ln6694' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%cmp_i_i72_mid1 = icmp_eq  i4 %add_ln691, i4 3"   --->   Operation 28 'icmp' 'cmp_i_i72_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "%cmp_i_i7244 = icmp_eq  i4 %c3_V, i4 3"   --->   Operation 29 'icmp' 'cmp_i_i7244' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln6694_1 = select i1 %icmp_ln890_652, i1 %cmp_i_i72_mid1, i1 %cmp_i_i7244" [./dut.cpp:6694]   --->   Operation 30 'select' 'select_ln6694_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln6694)   --->   "%xor_ln6694 = xor i1 %icmp_ln890_652, i1 1" [./dut.cpp:6694]   --->   Operation 31 'xor' 'xor_ln6694' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln89052 = icmp_eq  i6 %c5_V_29, i6 32"   --->   Operation 32 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6694 = and i1 %icmp_ln89052, i1 %xor_ln6694" [./dut.cpp:6694]   --->   Operation 33 'and' 'and_ln6694' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_652, i4 %add_ln691, i4 %c3_V"   --->   Operation 34 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_842 = add i5 %select_ln6694, i5 1"   --->   Operation 35 'add' 'add_ln691_842' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_519)   --->   "%or_ln890 = or i1 %and_ln6694, i1 %icmp_ln890_652"   --->   Operation 36 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_519 = select i1 %or_ln890, i6 0, i6 %c5_V_29"   --->   Operation 37 'select' 'select_ln890_519' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln6703)   --->   "%trunc_ln6703 = trunc i5 %add_ln691_842" [./dut.cpp:6703]   --->   Operation 38 'trunc' 'trunc_ln6703' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln6703)   --->   "%trunc_ln6703_1 = trunc i5 %c4_V" [./dut.cpp:6703]   --->   Operation 39 'trunc' 'trunc_ln6703_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln6703)   --->   "%select_ln6694_2 = select i1 %icmp_ln890_652, i4 0, i4 %trunc_ln6703_1" [./dut.cpp:6694]   --->   Operation 40 'select' 'select_ln6694_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln6703)   --->   "%select_ln890_520 = select i1 %and_ln6694, i4 %trunc_ln6703, i4 %select_ln6694_2"   --->   Operation 41 'select' 'select_ln890_520' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln6703)   --->   "%tmp_1272_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_520, i5 0"   --->   Operation 42 'bitconcatenate' 'tmp_1272_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln890_521 = select i1 %and_ln6694, i5 %add_ln691_842, i5 %select_ln6694"   --->   Operation 43 'select' 'select_ln890_521' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln6703)   --->   "%zext_ln6703 = zext i6 %select_ln890_519" [./dut.cpp:6703]   --->   Operation 44 'zext' 'zext_ln6703' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln6703 = add i9 %tmp_1272_cast, i9 %zext_ln6703" [./dut.cpp:6703]   --->   Operation 45 'add' 'add_ln6703' <Predicate = (!icmp_ln890)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln6702 = br i1 %select_ln6694_1, void, void" [./dut.cpp:6702]   --->   Operation 46 'br' 'br_ln6702' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_845 = add i6 %select_ln890_519, i6 1"   --->   Operation 47 'add' 'add_ln691_845' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln890_207 = add i11 %indvar_flatten, i11 1"   --->   Operation 48 'add' 'add_ln890_207' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln890_524 = select i1 %icmp_ln890_652, i11 1, i11 %add_ln890_207"   --->   Operation 49 'select' 'select_ln890_524' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x1_loop_1_A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5120, i64 5120, i64 5120"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln6703_1 = zext i9 %add_ln6703" [./dut.cpp:6703]   --->   Operation 54 'zext' 'zext_ln6703_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6703_1" [./dut.cpp:6703]   --->   Operation 55 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln6699 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6699]   --->   Operation 56 'specpipeline' 'specpipeline_ln6699' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln6699 = specloopname void @_ssdm_op_SpecLoopName, void @empty_266" [./dut.cpp:6699]   --->   Operation 57 'specloopname' 'specloopname_ln6699' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_3_x14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_4_x15, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!select_ln6694_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!select_ln6694_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/1] (1.64ns)   --->   "%store_ln6703 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:6703]   --->   Operation 61 'store' 'store_ln6703' <Predicate = (select_ln6694_1)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln6704 = br void" [./dut.cpp:6704]   --->   Operation 62 'br' 'br_ln6704' <Predicate = (select_ln6694_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln6713 = br void %.preheader.preheader" [./dut.cpp:6713]   --->   Operation 63 'br' 'br_ln6713' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.62>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i16 %add_ln890_206, void %.preheader, i16 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_522, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 %select_ln890_523, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 66 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_844, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 67 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln890_206 = add i16 %indvar_flatten33, i16 1"   --->   Operation 68 'add' 'add_ln890_206' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln890_653 = icmp_eq  i16 %indvar_flatten33, i16 32768"   --->   Operation 69 'icmp' 'icmp_ln890_653' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_653, void %.preheader, void"   --->   Operation 70 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_843 = add i6 %c5_V, i6 1"   --->   Operation 71 'add' 'add_ln691_843' <Predicate = (!icmp_ln890_653)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.62ns)   --->   "%icmp_ln890_654 = icmp_eq  i12 %indvar_flatten21, i12 1024"   --->   Operation 72 'icmp' 'icmp_ln890_654' <Predicate = (!icmp_ln890_653)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.29ns)   --->   "%select_ln890_522 = select i1 %icmp_ln890_654, i6 %add_ln691_843, i6 %c5_V"   --->   Operation 73 'select' 'select_ln890_522' <Predicate = (!icmp_ln890_653)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln6715)   --->   "%xor_ln890 = xor i1 %icmp_ln890_654, i1 1"   --->   Operation 74 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln890_655 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 75 'icmp' 'icmp_ln890_655' <Predicate = (!icmp_ln890_653)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln6715)   --->   "%and_ln890 = and i1 %icmp_ln890_655, i1 %xor_ln890"   --->   Operation 76 'and' 'and_ln890' <Predicate = (!icmp_ln890_653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln6715)   --->   "%or_ln6715 = or i1 %and_ln890, i1 %icmp_ln890_654" [./dut.cpp:6715]   --->   Operation 77 'or' 'or_ln6715' <Predicate = (!icmp_ln890_653)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln6715 = select i1 %or_ln6715, i5 0, i5 %c7_V" [./dut.cpp:6715]   --->   Operation 78 'select' 'select_ln6715' <Predicate = (!icmp_ln890_653)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln6720 = trunc i5 %select_ln6715" [./dut.cpp:6720]   --->   Operation 79 'trunc' 'trunc_ln6720' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_844 = add i5 %select_ln6715, i5 1"   --->   Operation 80 'add' 'add_ln691_844' <Predicate = (!icmp_ln890_653)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten21, i12 1"   --->   Operation 81 'add' 'add_ln890' <Predicate = (!icmp_ln890_653)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.29ns)   --->   "%select_ln890_523 = select i1 %icmp_ln890_654, i12 1, i12 %add_ln890"   --->   Operation 82 'select' 'select_ln890_523' <Predicate = (!icmp_ln890_653)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.36>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %select_ln890_522"   --->   Operation 83 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6720, i5 0" [./dut.cpp:6720]   --->   Operation 84 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln6720 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:6720]   --->   Operation 85 'add' 'add_ln6720' <Predicate = (!icmp_ln890_653)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln6720 = zext i9 %add_ln6720" [./dut.cpp:6720]   --->   Operation 86 'zext' 'zext_ln6720' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_23 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6720" [./dut.cpp:6720]   --->   Operation 87 'getelementptr' 'local_A_pong_V_addr_23' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_23" [./dut.cpp:6720]   --->   Operation 88 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_653)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 89 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_23" [./dut.cpp:6720]   --->   Operation 89 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_653)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x1_loop_4_A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln6717 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6717]   --->   Operation 93 'specpipeline' 'specpipeline_ln6717' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln6717 = specloopname void @_ssdm_op_SpecLoopName, void @empty_301" [./dut.cpp:6717]   --->   Operation 94 'specloopname' 'specloopname_ln6717' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x125, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (!icmp_ln890_653)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln890_653)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln6725 = ret" [./dut.cpp:6725]   --->   Operation 97 'ret' 'ret_ln6725' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_3_x14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_4_x15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_3_0_x125]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
local_A_pong_V         (alloca           ) [ 00111111110]
specmemcore_ln6687     (specmemcore      ) [ 00000000000]
br_ln6694              (br               ) [ 01111000000]
indvar_flatten13       (phi              ) [ 00111000000]
c3_V                   (phi              ) [ 00111000000]
indvar_flatten         (phi              ) [ 00111000000]
c4_V                   (phi              ) [ 00111000000]
c5_V_29                (phi              ) [ 00111000000]
add_ln890_208          (add              ) [ 01111000000]
icmp_ln890             (icmp             ) [ 00111000000]
br_ln890               (br               ) [ 00000000000]
add_ln691              (add              ) [ 00000000000]
icmp_ln890_652         (icmp             ) [ 00000000000]
select_ln6694          (select           ) [ 00000000000]
cmp_i_i72_mid1         (icmp             ) [ 00000000000]
cmp_i_i7244            (icmp             ) [ 00000000000]
select_ln6694_1        (select           ) [ 00111000000]
xor_ln6694             (xor              ) [ 00000000000]
icmp_ln89052           (icmp             ) [ 00000000000]
and_ln6694             (and              ) [ 00000000000]
select_ln890           (select           ) [ 01111000000]
add_ln691_842          (add              ) [ 00000000000]
or_ln890               (or               ) [ 00000000000]
select_ln890_519       (select           ) [ 00000000000]
trunc_ln6703           (trunc            ) [ 00000000000]
trunc_ln6703_1         (trunc            ) [ 00000000000]
select_ln6694_2        (select           ) [ 00000000000]
select_ln890_520       (select           ) [ 00000000000]
tmp_1272_cast          (bitconcatenate   ) [ 00000000000]
select_ln890_521       (select           ) [ 01111000000]
zext_ln6703            (zext             ) [ 00000000000]
add_ln6703             (add              ) [ 00110000000]
br_ln6702              (br               ) [ 00000000000]
add_ln691_845          (add              ) [ 01111000000]
add_ln890_207          (add              ) [ 00000000000]
select_ln890_524       (select           ) [ 01111000000]
br_ln0                 (br               ) [ 01111000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
zext_ln6703_1          (zext             ) [ 00000000000]
local_A_pong_V_addr    (getelementptr    ) [ 00101000000]
specpipeline_ln6699    (specpipeline     ) [ 00000000000]
specloopname_ln6699    (specloopname     ) [ 00000000000]
tmp                    (read             ) [ 00101000000]
write_ln174            (write            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
store_ln6703           (store            ) [ 00000000000]
br_ln6704              (br               ) [ 00000000000]
br_ln6713              (br               ) [ 00000111110]
indvar_flatten33       (phi              ) [ 00000010000]
c5_V                   (phi              ) [ 00000010000]
indvar_flatten21       (phi              ) [ 00000010000]
c7_V                   (phi              ) [ 00000010000]
add_ln890_206          (add              ) [ 00000111110]
icmp_ln890_653         (icmp             ) [ 00000011110]
br_ln890               (br               ) [ 00000000000]
add_ln691_843          (add              ) [ 00000000000]
icmp_ln890_654         (icmp             ) [ 00000000000]
select_ln890_522       (select           ) [ 00000111110]
xor_ln890              (xor              ) [ 00000000000]
icmp_ln890_655         (icmp             ) [ 00000000000]
and_ln890              (and              ) [ 00000000000]
or_ln6715              (or               ) [ 00000000000]
select_ln6715          (select           ) [ 00000000000]
trunc_ln6720           (trunc            ) [ 00000011000]
add_ln691_844          (add              ) [ 00000111110]
add_ln890              (add              ) [ 00000000000]
select_ln890_523       (select           ) [ 00000111110]
zext_ln890             (zext             ) [ 00000000000]
tmp_cast               (bitconcatenate   ) [ 00000000000]
add_ln6720             (add              ) [ 00000000000]
zext_ln6720            (zext             ) [ 00000000000]
local_A_pong_V_addr_23 (getelementptr    ) [ 00000010100]
local_A_pong_V_load    (load             ) [ 00000010010]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
specpipeline_ln6717    (specpipeline     ) [ 00000000000]
specloopname_ln6717    (specloopname     ) [ 00000000000]
write_ln174            (write            ) [ 00000000000]
br_ln0                 (br               ) [ 00000111110]
ret_ln6725             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_3_x14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_4_x15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4_x15"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_3_0_x125">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_3_0_x125"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_272"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_822"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_3_x1_loop_1_A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_3_x1_loop_2_A_IO_L2_in_3_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_266"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_3_x1_loop_4_A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_3_x1_loop_5_A_IO_L2_in_3_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_301"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="local_A_pong_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="0" index="1" bw="256" slack="0"/>
<pin id="107" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln174_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="256" slack="0"/>
<pin id="113" dir="0" index="2" bw="256" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln174_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="256" slack="0"/>
<pin id="121" dir="0" index="2" bw="256" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="local_A_pong_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="1"/>
<pin id="136" dir="0" index="4" bw="9" slack="1"/>
<pin id="137" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="256" slack="1"/>
<pin id="139" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln6703/4 local_A_pong_V_load/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="local_A_pong_V_addr_23_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="9" slack="0"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_23/7 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten13_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="1"/>
<pin id="149" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten13_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c3_V_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c3_V_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="1"/>
<pin id="171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="c4_V_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="1"/>
<pin id="182" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="c4_V_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="c5_V_29_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_29 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="c5_V_29_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_29/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="indvar_flatten33_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="1"/>
<pin id="204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten33_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="c5_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="c5_V_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="indvar_flatten21_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="1"/>
<pin id="226" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="indvar_flatten21_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c7_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="c7_V_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln890_208_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_208/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln890_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="0" index="1" bw="13" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln691_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln890_652_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_652/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln6694_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6694/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="cmp_i_i72_mid1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72_mid1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="cmp_i_i7244_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i7244/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln6694_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6694_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xor_ln6694_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6694/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln89052_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln6694_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6694/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln890_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln691_842_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_842/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln890_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln890_519_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_519/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln6703_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6703/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln6703_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6703_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln6694_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6694_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln890_520_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_520/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_1272_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1272_cast/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln890_521_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_521/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln6703_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6703/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln6703_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6703/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln691_845_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_845/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln890_207_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_207/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln890_524_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="11" slack="0"/>
<pin id="410" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_524/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln6703_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6703_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln890_206_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_206/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln890_653_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_653/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln691_843_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_843/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln890_654_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_654/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln890_522_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_522/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln890_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_655_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_655/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln890_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln890/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln6715_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6715/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln6715_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6715/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln6720_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6720/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln691_844_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_844/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln890_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln890_523_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="12" slack="0"/>
<pin id="502" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_523/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln890_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="1"/>
<pin id="508" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="9" slack="0"/>
<pin id="511" dir="0" index="1" bw="4" slack="1"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln6720_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6720/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln6720_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6720/7 "/>
</bind>
</comp>

<comp id="527" class="1005" name="add_ln890_208_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="13" slack="0"/>
<pin id="529" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_208 "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_ln890_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="536" class="1005" name="select_ln6694_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln6694_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="select_ln890_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="545" class="1005" name="select_ln890_521_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_521 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln6703_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="1"/>
<pin id="552" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6703 "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln691_845_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_845 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln890_524_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_524 "/>
</bind>
</comp>

<comp id="565" class="1005" name="local_A_pong_V_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="1"/>
<pin id="567" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="256" slack="1"/>
<pin id="572" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="575" class="1005" name="add_ln890_206_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_206 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln890_653_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_653 "/>
</bind>
</comp>

<comp id="584" class="1005" name="select_ln890_522_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_522 "/>
</bind>
</comp>

<comp id="590" class="1005" name="trunc_ln6720_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6720 "/>
</bind>
</comp>

<comp id="595" class="1005" name="add_ln691_844_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_844 "/>
</bind>
</comp>

<comp id="600" class="1005" name="select_ln890_523_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_523 "/>
</bind>
</comp>

<comp id="605" class="1005" name="local_A_pong_V_addr_23_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="1"/>
<pin id="607" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_23 "/>
</bind>
</comp>

<comp id="610" class="1005" name="local_A_pong_V_load_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="256" slack="1"/>
<pin id="612" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="74" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="80" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="151" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="151" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="162" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="173" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="184" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="258" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="162" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="264" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="278" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="264" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="195" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="264" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="258" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="162" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="270" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="310" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="264" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="195" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="324" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="184" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="264" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="310" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="344" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="360" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="310" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="324" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="270" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="336" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="368" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="336" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="173" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="264" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="400" pin="2"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="422"><net_src comp="206" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="82" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="206" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="84" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="217" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="228" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="430" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="217" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="436" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="239" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="450" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="436" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="239" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="474" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="228" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="90" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="436" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="90" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="506" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="530"><net_src comp="246" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="535"><net_src comp="252" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="290" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="316" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="548"><net_src comp="376" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="553"><net_src comp="388" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="558"><net_src comp="394" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="563"><net_src comp="406" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="568"><net_src comp="125" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="573"><net_src comp="104" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="578"><net_src comp="418" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="583"><net_src comp="424" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="442" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="593"><net_src comp="482" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="598"><net_src comp="486" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="603"><net_src comp="498" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="608"><net_src comp="140" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="613"><net_src comp="131" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_4_x15 | {3 }
	Port: fifo_A_PE_3_0_x125 | {9 }
 - Input state : 
	Port: A_IO_L2_in_3_x1 : fifo_A_A_IO_L2_in_3_x14 | {3 }
  - Chain level:
	State 1
		specmemcore_ln6687 : 1
	State 2
		add_ln890_208 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_652 : 1
		select_ln6694 : 2
		cmp_i_i72_mid1 : 2
		cmp_i_i7244 : 1
		select_ln6694_1 : 3
		xor_ln6694 : 2
		icmp_ln89052 : 1
		and_ln6694 : 2
		select_ln890 : 2
		add_ln691_842 : 3
		or_ln890 : 2
		select_ln890_519 : 2
		trunc_ln6703 : 4
		trunc_ln6703_1 : 1
		select_ln6694_2 : 2
		select_ln890_520 : 5
		tmp_1272_cast : 6
		select_ln890_521 : 2
		zext_ln6703 : 3
		add_ln6703 : 4
		br_ln6702 : 4
		add_ln691_845 : 3
		add_ln890_207 : 1
		select_ln890_524 : 2
	State 3
		local_A_pong_V_addr : 1
	State 4
	State 5
	State 6
		add_ln890_206 : 1
		icmp_ln890_653 : 1
		br_ln890 : 2
		add_ln691_843 : 1
		icmp_ln890_654 : 1
		select_ln890_522 : 2
		xor_ln890 : 2
		icmp_ln890_655 : 1
		and_ln890 : 2
		or_ln6715 : 2
		select_ln6715 : 2
		trunc_ln6720 : 3
		add_ln691_844 : 3
		add_ln890 : 1
		select_ln890_523 : 2
	State 7
		add_ln6720 : 1
		zext_ln6720 : 2
		local_A_pong_V_addr_23 : 3
		local_A_pong_V_load : 4
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   add_ln890_208_fu_246   |    0    |    20   |
|          |     add_ln691_fu_258     |    0    |    12   |
|          |   add_ln691_842_fu_324   |    0    |    12   |
|          |     add_ln6703_fu_388    |    0    |    16   |
|          |   add_ln691_845_fu_394   |    0    |    13   |
|    add   |   add_ln890_207_fu_400   |    0    |    18   |
|          |   add_ln890_206_fu_418   |    0    |    23   |
|          |   add_ln691_843_fu_430   |    0    |    13   |
|          |   add_ln691_844_fu_486   |    0    |    12   |
|          |     add_ln890_fu_492     |    0    |    19   |
|          |     add_ln6720_fu_516    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_252    |    0    |    12   |
|          |   icmp_ln890_652_fu_264  |    0    |    11   |
|          |   cmp_i_i72_mid1_fu_278  |    0    |    9    |
|   icmp   |    cmp_i_i7244_fu_284    |    0    |    9    |
|          |    icmp_ln89052_fu_304   |    0    |    10   |
|          |   icmp_ln890_653_fu_424  |    0    |    13   |
|          |   icmp_ln890_654_fu_436  |    0    |    12   |
|          |   icmp_ln890_655_fu_456  |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |   select_ln6694_fu_270   |    0    |    5    |
|          |  select_ln6694_1_fu_290  |    0    |    2    |
|          |    select_ln890_fu_316   |    0    |    4    |
|          |  select_ln890_519_fu_336 |    0    |    6    |
|          |  select_ln6694_2_fu_352  |    0    |    4    |
|  select  |  select_ln890_520_fu_360 |    0    |    4    |
|          |  select_ln890_521_fu_376 |    0    |    5    |
|          |  select_ln890_524_fu_406 |    0    |    11   |
|          |  select_ln890_522_fu_442 |    0    |    6    |
|          |   select_ln6715_fu_474   |    0    |    5    |
|          |  select_ln890_523_fu_498 |    0    |    12   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln6694_fu_298    |    0    |    2    |
|          |     xor_ln890_fu_450     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln6694_fu_310    |    0    |    2    |
|          |     and_ln890_fu_462     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_330     |    0    |    2    |
|          |     or_ln6715_fu_468     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_104     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_110 |    0    |    0    |
|          | write_ln174_write_fu_118 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln6703_fu_344   |    0    |    0    |
|   trunc  |   trunc_ln6703_1_fu_348  |    0    |    0    |
|          |    trunc_ln6720_fu_482   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|   tmp_1272_cast_fu_368   |    0    |    0    |
|          |      tmp_cast_fu_509     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln6703_fu_384    |    0    |    0    |
|   zext   |   zext_ln6703_1_fu_414   |    0    |    0    |
|          |     zext_ln890_fu_506    |    0    |    0    |
|          |    zext_ln6720_fu_522    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   335   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+
|local_A_pong_V|    0   |    0   |    4   |
+--------------+--------+--------+--------+
|     Total    |    0   |    0   |    4   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln6703_reg_550      |    9   |
|     add_ln691_844_reg_595    |    5   |
|     add_ln691_845_reg_555    |    6   |
|     add_ln890_206_reg_575    |   16   |
|     add_ln890_208_reg_527    |   13   |
|         c3_V_reg_158         |    4   |
|         c4_V_reg_180         |    5   |
|        c5_V_29_reg_191       |    6   |
|         c5_V_reg_213         |    6   |
|         c7_V_reg_235         |    5   |
|    icmp_ln890_653_reg_580    |    1   |
|      icmp_ln890_reg_532      |    1   |
|   indvar_flatten13_reg_147   |   13   |
|   indvar_flatten21_reg_224   |   12   |
|   indvar_flatten33_reg_202   |   16   |
|    indvar_flatten_reg_169    |   11   |
|local_A_pong_V_addr_23_reg_605|    9   |
|  local_A_pong_V_addr_reg_565 |    9   |
|  local_A_pong_V_load_reg_610 |   256  |
|    select_ln6694_1_reg_536   |    1   |
|   select_ln890_521_reg_545   |    5   |
|   select_ln890_522_reg_584   |    6   |
|   select_ln890_523_reg_600   |   12   |
|   select_ln890_524_reg_560   |   11   |
|     select_ln890_reg_540     |    4   |
|          tmp_reg_570         |   256  |
|     trunc_ln6720_reg_590     |    4   |
+------------------------------+--------+
|             Total            |   702  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   335  |    -   |
|   Memory  |    -   |    0   |    0   |    4   |
|Multiplexer|    0   |    -   |    9   |    -   |
|  Register |    -   |   702  |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   702  |   344  |    4   |
+-----------+--------+--------+--------+--------+
