#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc4dc90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc1b320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xc22a90 .functor NOT 1, L_0xc79f90, C4<0>, C4<0>, C4<0>;
L_0xc79d70 .functor XOR 2, L_0xc79c10, L_0xc79cd0, C4<00>, C4<00>;
L_0xc79e80 .functor XOR 2, L_0xc79d70, L_0xc79de0, C4<00>, C4<00>;
v0xc76390_0 .net *"_ivl_10", 1 0, L_0xc79de0;  1 drivers
v0xc76490_0 .net *"_ivl_12", 1 0, L_0xc79e80;  1 drivers
v0xc76570_0 .net *"_ivl_2", 1 0, L_0xc79b50;  1 drivers
v0xc76630_0 .net *"_ivl_4", 1 0, L_0xc79c10;  1 drivers
v0xc76710_0 .net *"_ivl_6", 1 0, L_0xc79cd0;  1 drivers
v0xc76840_0 .net *"_ivl_8", 1 0, L_0xc79d70;  1 drivers
v0xc76920_0 .net "a", 0 0, v0xc74030_0;  1 drivers
v0xc769c0_0 .net "b", 0 0, v0xc740d0_0;  1 drivers
v0xc76a60_0 .net "c", 0 0, v0xc74170_0;  1 drivers
v0xc76b00_0 .var "clk", 0 0;
v0xc76ba0_0 .net "d", 0 0, v0xc742b0_0;  1 drivers
v0xc76c40_0 .net "out_pos_dut", 0 0, L_0xc799c0;  1 drivers
v0xc76ce0_0 .net "out_pos_ref", 0 0, L_0xc78320;  1 drivers
v0xc76d80_0 .net "out_sop_dut", 0 0, L_0xc78b90;  1 drivers
v0xc76e20_0 .net "out_sop_ref", 0 0, L_0xc4f1a0;  1 drivers
v0xc76ec0_0 .var/2u "stats1", 223 0;
v0xc76f60_0 .var/2u "strobe", 0 0;
v0xc77110_0 .net "tb_match", 0 0, L_0xc79f90;  1 drivers
v0xc771e0_0 .net "tb_mismatch", 0 0, L_0xc22a90;  1 drivers
v0xc77280_0 .net "wavedrom_enable", 0 0, v0xc74580_0;  1 drivers
v0xc77350_0 .net "wavedrom_title", 511 0, v0xc74620_0;  1 drivers
L_0xc79b50 .concat [ 1 1 0 0], L_0xc78320, L_0xc4f1a0;
L_0xc79c10 .concat [ 1 1 0 0], L_0xc78320, L_0xc4f1a0;
L_0xc79cd0 .concat [ 1 1 0 0], L_0xc799c0, L_0xc78b90;
L_0xc79de0 .concat [ 1 1 0 0], L_0xc78320, L_0xc4f1a0;
L_0xc79f90 .cmp/eeq 2, L_0xc79b50, L_0xc79e80;
S_0xc1f7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc1b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc22e70 .functor AND 1, v0xc74170_0, v0xc742b0_0, C4<1>, C4<1>;
L_0xc23250 .functor NOT 1, v0xc74030_0, C4<0>, C4<0>, C4<0>;
L_0xc23630 .functor NOT 1, v0xc740d0_0, C4<0>, C4<0>, C4<0>;
L_0xc238b0 .functor AND 1, L_0xc23250, L_0xc23630, C4<1>, C4<1>;
L_0xc3ac10 .functor AND 1, L_0xc238b0, v0xc74170_0, C4<1>, C4<1>;
L_0xc4f1a0 .functor OR 1, L_0xc22e70, L_0xc3ac10, C4<0>, C4<0>;
L_0xc777a0 .functor NOT 1, v0xc740d0_0, C4<0>, C4<0>, C4<0>;
L_0xc77810 .functor OR 1, L_0xc777a0, v0xc742b0_0, C4<0>, C4<0>;
L_0xc77920 .functor AND 1, v0xc74170_0, L_0xc77810, C4<1>, C4<1>;
L_0xc779e0 .functor NOT 1, v0xc74030_0, C4<0>, C4<0>, C4<0>;
L_0xc77ab0 .functor OR 1, L_0xc779e0, v0xc740d0_0, C4<0>, C4<0>;
L_0xc77b20 .functor AND 1, L_0xc77920, L_0xc77ab0, C4<1>, C4<1>;
L_0xc77ca0 .functor NOT 1, v0xc740d0_0, C4<0>, C4<0>, C4<0>;
L_0xc77d10 .functor OR 1, L_0xc77ca0, v0xc742b0_0, C4<0>, C4<0>;
L_0xc77c30 .functor AND 1, v0xc74170_0, L_0xc77d10, C4<1>, C4<1>;
L_0xc77ea0 .functor NOT 1, v0xc74030_0, C4<0>, C4<0>, C4<0>;
L_0xc77fa0 .functor OR 1, L_0xc77ea0, v0xc742b0_0, C4<0>, C4<0>;
L_0xc78060 .functor AND 1, L_0xc77c30, L_0xc77fa0, C4<1>, C4<1>;
L_0xc78210 .functor XNOR 1, L_0xc77b20, L_0xc78060, C4<0>, C4<0>;
v0xc223c0_0 .net *"_ivl_0", 0 0, L_0xc22e70;  1 drivers
v0xc227c0_0 .net *"_ivl_12", 0 0, L_0xc777a0;  1 drivers
v0xc22ba0_0 .net *"_ivl_14", 0 0, L_0xc77810;  1 drivers
v0xc22f80_0 .net *"_ivl_16", 0 0, L_0xc77920;  1 drivers
v0xc23360_0 .net *"_ivl_18", 0 0, L_0xc779e0;  1 drivers
v0xc23740_0 .net *"_ivl_2", 0 0, L_0xc23250;  1 drivers
v0xc239c0_0 .net *"_ivl_20", 0 0, L_0xc77ab0;  1 drivers
v0xc725a0_0 .net *"_ivl_24", 0 0, L_0xc77ca0;  1 drivers
v0xc72680_0 .net *"_ivl_26", 0 0, L_0xc77d10;  1 drivers
v0xc72760_0 .net *"_ivl_28", 0 0, L_0xc77c30;  1 drivers
v0xc72840_0 .net *"_ivl_30", 0 0, L_0xc77ea0;  1 drivers
v0xc72920_0 .net *"_ivl_32", 0 0, L_0xc77fa0;  1 drivers
v0xc72a00_0 .net *"_ivl_36", 0 0, L_0xc78210;  1 drivers
L_0x7ff478052018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc72ac0_0 .net *"_ivl_38", 0 0, L_0x7ff478052018;  1 drivers
v0xc72ba0_0 .net *"_ivl_4", 0 0, L_0xc23630;  1 drivers
v0xc72c80_0 .net *"_ivl_6", 0 0, L_0xc238b0;  1 drivers
v0xc72d60_0 .net *"_ivl_8", 0 0, L_0xc3ac10;  1 drivers
v0xc72e40_0 .net "a", 0 0, v0xc74030_0;  alias, 1 drivers
v0xc72f00_0 .net "b", 0 0, v0xc740d0_0;  alias, 1 drivers
v0xc72fc0_0 .net "c", 0 0, v0xc74170_0;  alias, 1 drivers
v0xc73080_0 .net "d", 0 0, v0xc742b0_0;  alias, 1 drivers
v0xc73140_0 .net "out_pos", 0 0, L_0xc78320;  alias, 1 drivers
v0xc73200_0 .net "out_sop", 0 0, L_0xc4f1a0;  alias, 1 drivers
v0xc732c0_0 .net "pos0", 0 0, L_0xc77b20;  1 drivers
v0xc73380_0 .net "pos1", 0 0, L_0xc78060;  1 drivers
L_0xc78320 .functor MUXZ 1, L_0x7ff478052018, L_0xc77b20, L_0xc78210, C4<>;
S_0xc73500 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc1b320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xc74030_0 .var "a", 0 0;
v0xc740d0_0 .var "b", 0 0;
v0xc74170_0 .var "c", 0 0;
v0xc74210_0 .net "clk", 0 0, v0xc76b00_0;  1 drivers
v0xc742b0_0 .var "d", 0 0;
v0xc743a0_0 .var/2u "fail", 0 0;
v0xc74440_0 .var/2u "fail1", 0 0;
v0xc744e0_0 .net "tb_match", 0 0, L_0xc79f90;  alias, 1 drivers
v0xc74580_0 .var "wavedrom_enable", 0 0;
v0xc74620_0 .var "wavedrom_title", 511 0;
E_0xc2e5c0/0 .event negedge, v0xc74210_0;
E_0xc2e5c0/1 .event posedge, v0xc74210_0;
E_0xc2e5c0 .event/or E_0xc2e5c0/0, E_0xc2e5c0/1;
S_0xc73830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xc73500;
 .timescale -12 -12;
v0xc73a70_0 .var/2s "i", 31 0;
E_0xc2e460 .event posedge, v0xc74210_0;
S_0xc73b70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xc73500;
 .timescale -12 -12;
v0xc73d70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc73e50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xc73500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc74800 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc1b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc784d0 .functor AND 1, v0xc74170_0, v0xc742b0_0, C4<1>, C4<1>;
L_0xc78780 .functor NOT 1, v0xc74030_0, C4<0>, C4<0>, C4<0>;
L_0xc78810 .functor NOT 1, v0xc740d0_0, C4<0>, C4<0>, C4<0>;
L_0xc78990 .functor AND 1, L_0xc78780, L_0xc78810, C4<1>, C4<1>;
L_0xc78ad0 .functor AND 1, L_0xc78990, v0xc74170_0, C4<1>, C4<1>;
L_0xc78b90 .functor OR 1, L_0xc784d0, L_0xc78ad0, C4<0>, C4<0>;
L_0xc78d30 .functor NOT 1, v0xc740d0_0, C4<0>, C4<0>, C4<0>;
L_0xc78da0 .functor AND 1, v0xc74170_0, L_0xc78d30, C4<1>, C4<1>;
L_0xc78eb0 .functor AND 1, L_0xc78da0, v0xc742b0_0, C4<1>, C4<1>;
L_0xc78f70 .functor NOT 1, v0xc74030_0, C4<0>, C4<0>, C4<0>;
L_0xc79150 .functor AND 1, L_0xc78f70, v0xc740d0_0, C4<1>, C4<1>;
L_0xc791c0 .functor OR 1, L_0xc78eb0, L_0xc79150, C4<0>, C4<0>;
L_0xc79340 .functor NOT 1, v0xc74030_0, C4<0>, C4<0>, C4<0>;
L_0xc793b0 .functor AND 1, v0xc74170_0, L_0xc79340, C4<1>, C4<1>;
L_0xc792d0 .functor AND 1, L_0xc793b0, v0xc742b0_0, C4<1>, C4<1>;
L_0xc79540 .functor NOT 1, v0xc740d0_0, C4<0>, C4<0>, C4<0>;
L_0xc79640 .functor AND 1, L_0xc79540, v0xc742b0_0, C4<1>, C4<1>;
L_0xc79700 .functor OR 1, L_0xc792d0, L_0xc79640, C4<0>, C4<0>;
L_0xc798b0 .functor XNOR 1, L_0xc791c0, L_0xc79700, C4<0>, C4<0>;
v0xc749c0_0 .net *"_ivl_12", 0 0, L_0xc78d30;  1 drivers
v0xc74aa0_0 .net *"_ivl_14", 0 0, L_0xc78da0;  1 drivers
v0xc74b80_0 .net *"_ivl_16", 0 0, L_0xc78eb0;  1 drivers
v0xc74c70_0 .net *"_ivl_18", 0 0, L_0xc78f70;  1 drivers
v0xc74d50_0 .net *"_ivl_2", 0 0, L_0xc78780;  1 drivers
v0xc74e80_0 .net *"_ivl_20", 0 0, L_0xc79150;  1 drivers
v0xc74f60_0 .net *"_ivl_24", 0 0, L_0xc79340;  1 drivers
v0xc75040_0 .net *"_ivl_26", 0 0, L_0xc793b0;  1 drivers
v0xc75120_0 .net *"_ivl_28", 0 0, L_0xc792d0;  1 drivers
v0xc75290_0 .net *"_ivl_30", 0 0, L_0xc79540;  1 drivers
v0xc75370_0 .net *"_ivl_32", 0 0, L_0xc79640;  1 drivers
v0xc75450_0 .net *"_ivl_36", 0 0, L_0xc798b0;  1 drivers
L_0x7ff478052060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc75510_0 .net *"_ivl_38", 0 0, L_0x7ff478052060;  1 drivers
v0xc755f0_0 .net *"_ivl_4", 0 0, L_0xc78810;  1 drivers
v0xc756d0_0 .net *"_ivl_6", 0 0, L_0xc78990;  1 drivers
v0xc757b0_0 .net "a", 0 0, v0xc74030_0;  alias, 1 drivers
v0xc75850_0 .net "b", 0 0, v0xc740d0_0;  alias, 1 drivers
v0xc75a50_0 .net "c", 0 0, v0xc74170_0;  alias, 1 drivers
v0xc75b40_0 .net "d", 0 0, v0xc742b0_0;  alias, 1 drivers
v0xc75c30_0 .net "out_pos", 0 0, L_0xc799c0;  alias, 1 drivers
v0xc75cf0_0 .net "out_sop", 0 0, L_0xc78b90;  alias, 1 drivers
v0xc75db0_0 .net "pos0", 0 0, L_0xc791c0;  1 drivers
v0xc75e70_0 .net "pos1", 0 0, L_0xc79700;  1 drivers
v0xc75f30_0 .net "sop_term1", 0 0, L_0xc784d0;  1 drivers
v0xc75ff0_0 .net "sop_term2", 0 0, L_0xc78ad0;  1 drivers
L_0xc799c0 .functor MUXZ 1, L_0x7ff478052060, L_0xc791c0, L_0xc798b0, C4<>;
S_0xc76170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc1b320;
 .timescale -12 -12;
E_0xc179f0 .event anyedge, v0xc76f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc76f60_0;
    %nor/r;
    %assign/vec4 v0xc76f60_0, 0;
    %wait E_0xc179f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc73500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc743a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc74440_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc73500;
T_4 ;
    %wait E_0xc2e5c0;
    %load/vec4 v0xc744e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc743a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xc73500;
T_5 ;
    %wait E_0xc2e460;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %wait E_0xc2e460;
    %load/vec4 v0xc743a0_0;
    %store/vec4 v0xc74440_0, 0, 1;
    %fork t_1, S_0xc73830;
    %jmp t_0;
    .scope S_0xc73830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc73a70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xc73a70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xc2e460;
    %load/vec4 v0xc73a70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc73a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xc73a70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xc73500;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc2e5c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xc742b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc74170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc740d0_0, 0;
    %assign/vec4 v0xc74030_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xc743a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xc74440_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc1b320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc76b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc76f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xc1b320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xc76b00_0;
    %inv;
    %store/vec4 v0xc76b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xc1b320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc74210_0, v0xc771e0_0, v0xc76920_0, v0xc769c0_0, v0xc76a60_0, v0xc76ba0_0, v0xc76e20_0, v0xc76d80_0, v0xc76ce0_0, v0xc76c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xc1b320;
T_9 ;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xc1b320;
T_10 ;
    %wait E_0xc2e5c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc76ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
    %load/vec4 v0xc77110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc76ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xc76e20_0;
    %load/vec4 v0xc76e20_0;
    %load/vec4 v0xc76d80_0;
    %xor;
    %load/vec4 v0xc76e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xc76ce0_0;
    %load/vec4 v0xc76ce0_0;
    %load/vec4 v0xc76c40_0;
    %xor;
    %load/vec4 v0xc76ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xc76ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc76ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
