+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400
+ speed3d_r2c fftw float 1400 1400 1400

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1400x1400x1400
MPI ranks:  128
Grids: (4, 4, 8)  (1, 16, 8)  (16, 1, 8)  (16, 8, 1)  (4, 4, 8)  
Time per run: 3.92153 (s)
Performance:  109.695 GFlops/s
Memory usage: 656MB/rank
Tolerance:    0.0005
Max error:    2.68221e-06

Application 28483658 resources: utime ~5741s, stime ~2098s, Rss ~1215728, inblocks ~210992, outblocks ~48
