Info: Generated by version: 25.1.1 build 125
Info: Starting: Create simulation model
Info: qsys-generate C:\projects\FPGA\intel\A3\counter\src\qsys\iopll\iopll.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\projects\FPGA\intel\A3\counter\src\qsys\iopll\iopll --family="Agilex 3" --part=A3CZ135BB18AE7S
Info: iopll.iopll_0: Able to implement PLL with user settings
Info: iopll: "Transforming system: iopll"
Info: iopll: "Naming system components in system: iopll"
Info: iopll: "Processing generation queue"
Info: iopll: "Generating: iopll"
Info: iopll: "Generating: iopll_altera_iopll_2000_n6jjr3a"
Info: iopll: Done "iopll" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\projects\FPGA\intel\A3\counter\src\qsys\iopll\iopll.ip --simulator=MODELSIM --output-directory=C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/FPGA/intel/A3/counter/src/qsys/iopll/iopll/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projects\FPGA\intel\A3\counter\src\qsys\iopll\iopll.ip --synthesis=VERILOG --output-directory=C:\projects\FPGA\intel\A3\counter\src\qsys\iopll\iopll --family="Agilex 3" --part=A3CZ135BB18AE7S
Info: iopll.iopll_0: Able to implement PLL with user settings
Info: iopll: "Transforming system: iopll"
Info: iopll: "Naming system components in system: iopll"
Info: iopll: "Processing generation queue"
Info: iopll: "Generating: iopll"
Info: iopll: "Generating: iopll_altera_iopll_2000_n6jjr3a"
Info: iopll: Done "iopll" with 2 modules, 6 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in iopll. No files generated.
Info: Finished: Generate IP Core Documentation
