190
1|Proceedings of the 40th Design Automation Conference, DAC 2003, Anaheim, CA, USA, June 2-6, 2003.|n/a
2|High level formal verification of next-generation microprocessors.|Thomas Schubert|65|11|0|0
3|Verification strategy for integration 3G baseband SoC.|Yves Mathys,André Chátelain|19|5|0|0
4|Improvements in functional simulation addressing challenges in large, distributed industry projects.|Klaus-Dieter Schubert|12|5|0|0
5|Reshaping EDA for power.|Jan M. Rabaey,Dennis Sylvester,David Blaauw,Kerry Bernstein,Jerry Frenkil,Mark Horowitz,Wolfgang Nebel,Takayasu Sakurai,Andrew Yang|0|0|0|0
6|A cost-driven lithographic correction methodology based on off-the-shelf sizing tools.|Puneet Gupta,Andrew B. Kahng,Dennis Sylvester,Jie Yang|42|12|2|13
7|Performance-impact limited area fill synthesis.|Yu Chen,Puneet Gupta,Andrew B. Kahng|61|12|6|11
8|Improved global routing through congestion estimation.|Raia Hadsell,Patrick H. Madden|97|14|0|3
9|Microarchitecture evaluation with physical planning.|Jason Cong,Ashok Jagannathan,Glenn Reinman,Michail Romesis|48|8|0|2
10|Energy-aware design techniques for differential power analysis protection.|Luca Benini,Alberto Macii,Enrico Macii,Elvira Omerbegovic,Fabrizio Pro,Massimo Poncino|81|32|2|1
11|A timing-accurate modeling and simulation environment for networked embedded systems.|Franco Fummi,Giovanni Perbellini,Paolo Gallo,Massimo Poncino,Stefano Martini,Fabio Ricciato|45|17|0|12
12|Application of design patterns for hardware design.|Robertas Damasevicius,Giedrius Majauskas,Vytautas Stuikys|34|11|0|5
13|A fully-programmable memory management system optimizing queue handling at multi-gigabit rates.|George Kornaros,Ioannis Papaefstathiou,Aristides Nikologiannis,Nicholaos Zervos|33|17|7|7
14|Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system.|David D. Hwang,Bo-Cheng Lai,Patrick Schaumont,Kazuo Sakiyama,Yi Fan,Shenglin Yang,Alireza Hodjat,Ingrid Verbauwhede|25|9|1|4
15|Design techniques for sensor appliances: foundations and light compass case study.|Jennifer L. Wong,Seapahn Megerian,Miodrag Potkonjak|15|4|0|6
16|Seamless multi-radio integration challenges.|Uri Barkai|n/a
17|RF front end application and technology trends.|Pieter W. Hooijmans|10|3|0|0
18|4G terminals: how are we going to design them?|Jan Craninckx,Stéphane Donnay|21|7|0|3
19|New techniques for non-linear behavioral modeling of microwave/RF ICs from simulation and nonlinear microwave measurements.|David E. Root,John Wood,Nick Tufillaro|32|8|0|4
20|COT - customer owned trouble.|Robert Dahlberg,Shishpal Rawat,Jen Bernier,Gina Gloski,Aurangzeb Khan,Kaushik Patel,Paul Ruddy,Naveed A. Sherwani,Ronnie Vasishta|5|1|0|0
21|Random walks in a supply network.|Haifeng Qian,Sani R. Nassif,Sachin S. Sapatnekar|167|68|0|21
22|A static pattern-independent technique for power grid voltage integrity verification.|Dionysios Kouroussis,Farid N. Najm|88|50|1|20
23|Power network analysis using an adaptive algebraic multigrid approach.|Zhengyong Zhu,Bo Yao,Chung-Kuan Cheng|45|12|3|6
24|Power grid reduction based on algebraic multigrid principles.|Haihua Su,Emrah Acar,Sani R. Nassif|72|33|0|0
25|On-chip power supply network optimization using multigrid-based technique.|Kai Wang,Malgorzata Marek-Sadowska|104|44|1|3
26|Scalable modeling and optimization of mode transitions based on decoupled power management architecture.|Dexin Li,Qiang Xie,Pai H. Chou|8|1|0|3
27|Optimal voltage allocation techniques for dynamically variable voltage processors.|Woo-Cheol Kwon,Taewhan Kim|251|102|0|11
28|Energy reduction techniques for multimedia applications with tolerance to deadline misses.|Shaoxiong Hua,Gang Qu,Shuvra S. Bhattacharyya|80|21|0|12
29|Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing.|Anand Ramachandran,Margarida F. Jacome|22|6|0|2
30|A new enhanced constructive decomposition and mapping algorithm.|Alan Mishchenko,Xinning Wang,Timothy Kam|61|24|27|14
31|Large-scale SOP minimization using decomposition and functional properties.|Alan Mishchenko,Tsutomu Sasao|34|22|0|4
32|Generalized cofactoring for logic function evaluation.|Yunjian Jiang,Slobodan Matic,Robert K. Brayton|9|1|0|1
33|Making cyclic circuits acyclic.|Stephen A. Edwards|51|21|2|4
34|The synthesis of cyclic combinational circuits.|Marc D. Riedel,Jehoshua Bruck|47|22|0|10
35|Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling.|Saibal Mukhopadhyay,Arijit Raychowdhury,Kaushik Roy|115|38|0|6
36|Analysis and minimization techniques for total leakage considering gate oxide leakage.|Dongwoo Lee,Wesley Kwong,David Blaauw,Dennis Sylvester|112|28|1|6
37|Distributed sleep transistor network for power reduction.|Changbo Long,Lei He|209|97|1|6
38|Implications of technology scaling on leakage reduction techniques.|Yuh-Fang Tsai,David Duarte,Narayanan Vijaykrishnan,Mary Jane Irwin|50|20|8|3
39|Static leakage reduction through simultaneous threshold voltage and state assignment.|Dongwoo Lee,David Blaauw|47|6|3|5
40|Emerging markets: design goes global.|Chi-Foon Chan,Deirdre Hanford,Jian Yue Pan,Narendra V. Shenoy,Mahesh Mehendale,A. Vasudevan,Shaojun Wei|0|0|0|0
41|Timing optimization of FPGA placements by logic replication.|Giancarlo Beraudo,John Lillis|38|2|0|5
42|Delay budgeting in sequential circuit with application on FPGA placement.|Chao-Yang Yeh,Malgorzata Marek-Sadowska|17|1|0|2
43|Multilevel global placement with retiming.|Jason Cong,Xin Yuan|27|3|0|4
44|Force directed mongrel with physical net constraints.|Sung-Woo Hur,Tung Cao,Karthik Rajagopal,Yegna Parasuram,Amit Chowdhary,Vladimir Tiourin,Bill Halpin|30|3|0|0
45|Realizable parasitic reduction using generalized Y-Delta transformation.|Zhanhai Qin,Chung-Kuan Cheng|42|13|2|0
46|Realizable RLCK circuit crunching.|Chirayu S. Amin,Masud H. Chowdhury,Yehea I. Ismail|n/a
47|Efficient model order reduction including skin effect.|Shizhong Mei,Chirayu S. Amin,Yehea I. Ismail|20|10|0|2
48|Model order reduction of nonuniform transmission lines using integrated congruence transform.|Emad Gad,Michel S. Nakhla|8|2|0|2
49|Partial task assignment of task graphs under heterogeneous resource constraints.|Radoslaw Szymanek,Krzysztof Kuchcinski|14|1|0|0
50|Dynamic hardware/software partitioning: a first approach.|Greg Stitt,Roman L. Lysecky,Frank Vahid|178|69|4|20
51|Automatic application-specific instruction-set extensions under microarchitectural constraints.|Kubilay Atasu,Laura Pozzi,Paolo Ienne|374|121|4|40
52|Instruction encoding synthesis for architecture exploration using hierarchical processor models.|Achim Nohl,Volker Greive,Gunnar Braun,Andreas Hoffmann,Rainer Leupers,Oliver Schliebusch,Heinrich Meyr|25|12|7|7
53|Quantum-dot cellular automata: computing by field polarization.|Gary H. Bernstein|18|7|0|0
54|Recent advances and future prospects in single-electronics.|Christoph Wasshuber|14|7|2|2
55|Manipulation and characterization of molecular scale components.|Islamshah Amlani,Ruth Zhang,John Tresek,Larry Nagahara,Raymond K. Tsui|3|0|0|0
56|Mixed signals on mixed-signal: the right next technology.|Rob A. Rutenbar,David L. Harame,Kurt Johnson,Paul Kempf,Teresa H. Y. Meng,Reza Rofougaran,James Spoto|3|1|0|0
57|Coverage-oriented verification of banias.|Alon Gluska|38|8|2|1
58|Coverage directed test generation for functional verification using bayesian networks.|Shai Fine,Avi Ziv|180|102|9|21
59|Dos and don'ts of CTL state coverage estimation.|Nikhil Jayakumar,Mitra Purandare,Fabio Somenzi|38|8|0|2
60|Constraint synthesis for environment modeling in functional verification.|Jun Yuan,Ken Albin,Adnan Aziz,Carl Pixley|38|8|3|6
61|Automatic communication refinement for system level design.|Samar Abdi,Dongwan Shin,Daniel Gajski|52|7|1|7
62|CoCo: a hardware/software platform for rapid prototyping of code compression technologies.|Haris Lekatsas,Jörg Henkel,Srimat T. Chakradhar,Venkata Jakkula,Murugan Sankaradass|14|3|0|0
63|A tool for describing and evaluating hierarchical real-time bus scheduling policies.|Trevor Meyerowitz,Claudio Pinello,Alberto L. Sangiovanni-Vincentelli|24|4|1|0
64|A transformation based algorithm for reversible logic synthesis.|D. Michael Miller,Dmitri Maslov,Gerhard W. Dueck|386|244|0|37
65|An arbitrary twoqubit computation In 23 elementary gates or less.|Stephen S. Bullock,Igor L. Markov|6|1|0|0
66|Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction.|Arash Saifhashemi,Hossein Pedram|55|10|0|29
67|On-chip logic minimization.|Roman L. Lysecky,Frank Vahid|38|10|1|12
68|Parameter variations and impact on circuits and microarchitecture.|Shekhar Borkar,Tanay Karnik,Siva Narendra,James Tschanz,Ali Keshavarzi,Vivek De|1369|756|12|11
69|Death, taxes and failing chips.|Chandu Visweswariah|220|55|2|6
70|Computation and Refinement of Statistical Bounds on Circuit Delay.|Aseem Agarwal,David Blaauw,Vladimir Zolotov,Sarma B. K. Vrudhula|95|26|0|8
71|Fast, cheap and under control: the next implementation fabric.|Abbas El Gamal,Ivo Bolsens,Andy Broom,Christopher Hamlin,Philippe Magarshack,Zvi Or-Bach,Lawrence T. Pileggi|10|2|0|0
72|Using a formal specification and a model checker to monitor and direct simulation.|Serdar Tasiran,Yuan Yu,Brannon Batson|18|3|0|2
73|Advanced techniques for RTL debugging.|Yu-Chin Hsu,Bassam Tabbara,Yirng-An Chen,Fur-Shing Tsai|31|8|2|1
74|Behavioral consistency of C and verilog programs using bounded model checking.|Edmund M. Clarke,Daniel Kroening,Karen Yorav|253|112|2|26
75|Re-use-centric architecture for a fully accelerated testbench environment.|Renate Henftling,Andreas Zinn,Matthias Bauer,Martin Zambaldi,Wolfgang Ecker|26|6|0|2
76|An effective capacitance based driver output model for on-chip RLC interconnects.|Kanak Agarwal,Dennis Sylvester,David Blaauw|25|3|0|0
77|Delay and slew metrics using the lognormal distribution.|Charles J. Alpert,Frank Liu,Chandramouli V. Kashyap,Anirudh Devgan|35|9|0|1
78|Blade and razor: cell and interconnect delay analysis using current-based models.|John F. Croix,D. F. Wong|116|50|5|0
79|Non-iterative switching window computation for delay-noise.|Bhavana Thudi,David Blaauw|16|1|0|0
80|Architecture-level performance evaluation of component-based embedded systems.|Jeffry T. Russell,Margarida F. Jacome|32|8|0|1
81|An IDF-based trace transformation method for communication refinement.|Andy D. Pimentel,Cagkan Erbas|26|3|0|6
82|Schedulers as model-based design elements in programmable heterogeneous multiprocessors.|JoAnn M. Paul,Alex Bobrek,Jeffrey E. Nelson,Joshua J. Pieper,Donald E. Thomas|30|7|0|11
83|A complexity effective communication model for behavioral modeling of signal processing applications.|M. N. V. Satya Kiran,M. N. Jayram,Pradeep Rao,S. K. Nandy|12|3|0|0
84|Leading-edge and future design challenges - is the classical EDA ready?|Greg Spirakis|4|1|0|0
85|How to make efficient communication, collaboration, and optimization from system to chip.|Akira Matsuzawa|3|0|0|1
86|System-on-chip beyond the nanometer wall.|Philippe Magarshack,Pierre G. Paulin|158|51|5|7
87|A hybrid SAT-based decision procedure for separation logic with uninterpreted functions.|Sanjit A. Seshia,Shuvendu K. Lahiri,Randal E. Bryant|89|12|0|6
88|Symbolic representation with ordered function templates.|Amit Goel,Gagan Hasteer,Randal E. Bryant|1|1|0|0
89|A signal correlation guided ATPG solver and its applications for solving difficult industrial cases.|Feng Lu,Li-C. Wang,Kwang-Ting Cheng,John Moondanos,Ziyad Hanna|48|8|0|4
90|Solving the latch mapping problem in an industrial setting.|Kelvin Ng,Mukul R. Prasad,Rajarshi Mukherjee,Jawahar Jain|16|3|1|0
91|Static analysis of transaction-level models.|Giovanni Agosta,Francesco Bruschi,Donatella Sciuto|15|3|0|1
92|Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals.|Marek Jersak,Rolf Ernst|32|8|0|8
93|Automatic trace analysis for logic of constraints.|Xi Chen,Harry Hsieh,Felice Balarin,Yosinori Watanabe|21|7|0|6
94|Accurate timing analysis by modeling caches, speculation and their interaction.|Xianfeng Li,Tulika Mitra,Abhik Roychoudhury|27|3|0|8
95|NORM: compact model order reduction of weakly nonlinear systems.|Peng Li,Lawrence T. Pileggi|72|21|0|5
96|Analog and RF circuit macromodels for system-level analysis.|Xin Li,Peng Li,Yang Xu,Lawrence T. Pileggi|17|5|1|4
97|Piecewise polynomial nonlinear model reduction.|Ning Dong,Jaijeet S. Roychowdhury|107|41|1|12
98|A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS.|Dmitry Vasilyev,Michal Rewienski,Jacob White|74|42|0|4
99|Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling.|Claire Fang Fang,Rob A. Rutenbar,Markus Püschel,Tsuhan Chen|85|34|0|5
100|Automating the design of an asynchronous DLX microprocessor.|Manish Amde,Ivan Blunno,Christos P. Sotiriou|22|11|7|0
101|High-level synthesis of asynchronous systems by data-driven decomposition.|Catherine G. Wong,Alain J. Martin|44|14|2|1
102|Using estimates from behavioral synthesis tools in compiler-directed design space exploration.|Byoungro So,Pedro C. Diniz,Mary W. Hall|45|13|0|6
103|A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference.|Robert M. Senger,Eric D. Marsman,Michael S. McCorquodale,Fadi H. Gebara,Keith L. Kraver,Matthew R. Guthaus,Richard B. Brown|31|9|1|13
104|Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm.|Charlotte Y. Lau,Michael H. Perrott|23|11|0|2
105|Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators.|Payam Heydari|9|0|0|2
106|Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique.|Vinita Vasudevan,M. Ramakrishna|3|0|0|2
107|Symbolic analysis of analog circuits with hard nonlinearity.|Alicia Manthe,Zhao Li,C.-J. Richard Shi|13|3|0|0
108|Nanometer design: place your bets.|Andrew B. Kahng,Shekhar Borkar,John M. Cohn,Antun Domic,Patrick Groeneveld,Louis Scheffer,Jean-Pierre Schoellkopf|0|0|0|0
109|A scalable software-based self-test methodology for programmable processors.|Li Chen,Srivaths Ravi,Anand Raghunathan,Sujit Dey|114|43|0|4
110|A scan BIST generation method using a markov source and partial bit-fixing.|Wei Li,Chaowen Yu,Sudhakar M. Reddy,Irith Pomeranz|19|6|0|1
111|Seed encoding with LFSRs and cellular automata.|Ahmad A. Al-Yamani,Edward J. McCluskey|41|14|2|8
112|Efficient compression and application of deterministic patterns in a logic BIST architecture.|Peter Wohl,John A. Waicukauski,Sanjay Patel,Minesh B. Amin|82|21|5|8
113|Ultimate low cost analog BIST.|Marcelo Negreiros,Luigi Carro,Altamiro Amadeu Susin|18|9|0|1
114|Gain-based technology mapping for discrete-size cell libraries.|Bo Hu,Yosinori Watanabe,Alex Kondratyev,Malgorzata Marek-Sadowska|23|3|0|0
115|An O(nlogn) time algorithm for optimal buffer insertion.|Weiping Shi,Zhuo Li|47|9|0|6
116|Optimum positioning of interleaved repeaters In bidirectional buses.|Maged Ghoneima,Yehea I. Ismail|36|17|0|2
117|Synthesizing optimal filters for crosstalk-cancellation for high-speed buses.|Jihong Ren,Mark R. Greenstreet|5|0|1|4
118|Fast timing-driven partitioning-based placement for island style FPGAs.|Pongstorn Maidee,Cristinel Ababei,Kia Bazargan|56|22|3|7
119|Global resource sharing for synthesis of control data flow graphs on FPGAs.|Seda Ogrenci Memik,Gokhan Memik,Roozbeh Jafari,Eren Kursun|32|12|5|6
120|Compiler-generated communication for pipelined FPGA applications.|Heidi E. Ziegler,Mary W. Hall,Pedro C. Diniz|29|12|0|3
121|Data communication estimation and reduction for reconfigurable systems.|Adam Kaplan,Philip Brisk,Ryan Kastner|14|1|1|4
122|Clock-tree power optimization based on RTL clock-gating.|Monica Donno,Alessandro Ivaldi,Luca Benini,Enrico Macii|111|56|0|2
123|Low-power design methodology for an on-chip bus with adaptive bandwidth capability.|Rizwan Bashirullah,Wentai Liu,Ralph K. Cavin III|11|1|0|3
124|Power-aware issue queue design for speculative instructions.|Tali Moreshet,R. Iris Bahar|10|1|0|1
125|State-based power analysis for systems-on-chip.|Reinaldo A. Bergamaschi,Yunjian Jiang|48|21|0|0
126|Libraries: lifejacket or straitjacket.|Carl Sechen,Barbara Chappel,Jim Hogan,Andrew Moore,Tadahiko Nakamura,Gregory A. Northrop,Anjaneya Thakar|4|0|0|0
127|Switch-level emulation.|Ali Reza Ejlali,Seyed Ghassem Miremadi|n/a
128|Designing fault tolerant systems into SRAM-based FPGAs.|Fernanda Lima,Luigi Carro,Ricardo Augusto da Luz Reis|128|76|4|5
129|Determining appropriate precisions for signals in fixed-point IIR filters.|Joan Carletta,Robert J. Veillette,Frederick W. Krach,Zhengwei Fang|34|18|0|1
130|Test generation for designs with multiple clocks.|Xijiang Lin,Rob Thompson|36|19|1|2
131|Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models.|Angela Krstic,Li-C. Wang,Kwang-Ting Cheng,Jing-Jia Liou,T. M. Mak|33|12|1|2
132|Using embedded infrastructure IP for SOC post-silicon verification.|Yu Huang,Wu-Tung Cheng|9|3|0|0
133|Using satisfiability in application-dependent testing of FPGA interconnects.|Mehdi Baradaran Tahoori|18|9|0|2
134|Design of a 10GHz clock distribution network using coupled standing-wave oscillators.|Frank O'Mahony,C. Patrick Yue,Mark Horowitz,S. Simon Wong|41|23|3|0
135|Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL.|John G. Maneatis,Jaeha Kim,Iain McClatchie,Jay Maxey,Manjusha Shankaradas|186|91|24|6
136|A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory.|Michele Borgatti,L. Cali,Guido De Sandre,B. Forét,D. Iezzi,Francesco Lertora,G. Muzzi,Marco Pasotti,Marco Poles,Pier Luigi Rolandi|13|2|0|0
137|Physical synthesis methodology for high performance microprocessors.|Yiu-Hing Chan,Prabhakar Kudva,Lisa B. Lacey,Gregory A. Northrop,Thomas E. Rosser|18|7|0|1
138|A 1.3GHz fifth generation SPARC64 microprocessor.|Hisashige Ando,Yuuji Yoshida,Aiichiro Inoue,Itsumi Sugiyama,Takeo Asakawa,Kuniki Morita,Toshiyuki Muta,Tsuyoshi Motokurumada,Seishi Okada,Hideo Yamashita,Yoshihiko Satsukawa,Akihiko Konmoto,Ryouichi Yamashita,Hiroyuki Sugiyama|166|73|2|8
139|A 1.5GHz third generation itanium® 2 processor.|Jason Stinson,Stefan Rusu|49|11|1|2
140|Formal verification - prove it or pitch it.|Rajesh K. Gupta,Shishpal Rawat,Sandeep K. Shukla,Brian Bailey,Daniel K. Beece,Masahiro Fujita,Carl Pixley,John O'Leary,Fabio Somenzi|n/a
141|Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries.|Zhenhai Zhu,Ben Song,Jacob White|109|35|0|12
142|Vector potential equivalent circuit based on PEEC inversion.|Hao Yu,Lei He|25|3|0|6
143|On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices.|David Goren,Michael Zelikson,Rachel Gordin,Israel A. Wagner,Anastasia Barger,Alon Amir,Betty Livshitz,Anatoly Sherman,Youri Tretiakov,Robert A. Groves,J. Park,Donald L. Jordan,Sue E. Strang,Raminderpal Singh,Carl E. Dickey,David L. Harame|31|7|5|12
144|An adaptive window-based susceptance extraction and its efficient implementation.|Guoan Zhong,Cheng-Kok Koh,Venkataramanan Balakrishnan,Kaushik Roy|12|5|0|1
145|Test application time and volume compression through seed overlapping.|Wenjing Rao,Ismet Bayraktaroglu,Alex Orailoglu|53|12|1|5
146|Test cost reduction for SOCs using virtual TAMs and lagrange multipliers.|Anuja Sehgal,Vikram Iyengar,Mark D. Krasniewski,Krishnendu Chakrabarty|23|4|0|1
147|A cost-effective scan architecture for scan testing with non-scan test power and test application cost.|Dong Xiang,Shan Gu,Jia-Guang Sun,Yu-Liang Wu|63|21|0|8
148|On test data compression and n-detection test sets.|Irith Pomeranz,Sudhakar M. Reddy|9|1|0|0
149|A retargetable micro-architecture simulator.|Wai Sum Mong,Jianwen Zhu|17|3|0|1
150|Instruction set compiled simulation: a technique for fast and flexible instruction set simulation.|Mehrdad Reshadi,Prabhat Mishra,Nikil D. Dutt|150|62|2|15
151|Automated synthesis of efficient binary decoders for retargetable software toolkits.|Wei Qin,Sharad Malik|17|5|0|1
152|Designing mega-ASICs in nanogate technologies.|David E. Lackey,Paul S. Zuchowski,Jürgen Koehl|16|4|1|0
153|Architecting ASIC libraries and flows in nanometer era.|Clive Bittlestone,Anthony M. Hill,Vipul Singhal,N. V. Arvind|28|6|0|0
154|Exploring regular fabrics to optimize the performance-cost trade-off.|Lawrence T. Pileggi,Herman Schmit,Andrzej J. Strojwas,Padmini Gopalakrishnan,V. Kheterpal,Aneesh Koorapaty,Chetan Patel,Vyacheslav Rovner,K. Y. Tong|121|36|2|6
155|Pushing ASIC performance in a power envelope.|Ruchir Puri,Leon Stok,John M. Cohn,David S. Kung,David Z. Pan,Dennis Sylvester,Ashish Srivastava,Sarvesh H. Kulkarni|151|60|6|4
156|An algebraic multigrid solver for analytical placement with layout based clustering.|Hongyu Chen,Chung-Kuan Cheng,Nan-Chi Chou,Andrew B. Kahng,John F. MacDonald,Peter Suaris,Bo Yao,Zhengyong Zhu|33|17|7|1
157|Wire length prediction based clustering and its application in placement.|Bo Hu,Malgorzata Marek-Sadowska|42|10|0|15
158|Dynamic global buffer planning optimization based on detail block locating and congestion analysis.|Yuchun Ma,Xianlong Hong,Sheqin Dong,Song Chen,Yici Cai,Chung-Kuan Cheng,Jun Gu|21|2|0|8
159|Multilevel floorplanning/placement for large-scale modules using B*-trees.|Hsun-Cheng Lee,Yao-Wen Chang,Jer-Ming Hsu,Hannah Honghua Yang|40|9|0|13
160|Checking satisfiability of a conjunction of BDDs.|Robert F. Damiano,James H. Kukula|34|10|2|0
161|Learning from BDDs in SAT-based bounded model checking.|Aarti Gupta,Malay K. Ganai,Chao Wang,Zijiang Yang,Pranav Ashar|56|17|0|5
162|A fast pseudo-boolean constraint solver.|Donald Chai,Andreas Kuehlmann|185|67|1|2
163|Shatter: efficient symmetry-breaking for boolean satisfiability.|Fadi A. Aloul,Igor L. Markov,Karem A. Sakallah|51|23|0|9
164|SAT-based unbounded symbolic model checking.|Hyeong-Ju Kang,In-Cheol Park|83|13|0|0
165|Design of a 17-million gate network processor using a design factory.|Gilles-Eric Descamps,Satish Bagalkotkar,Subramaniam Ganesan,Satish Iyengar,Alain Pirson|0|0|0|0
166|Hybrid hierarchical timing closure methodology for a high performance and low power DSP.|Kaijian Shi,Graig Godwin|3|2|0|0
167|Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations.|Imad A. Ferzli,Farid N. Najm|32|8|0|2
168|Temporofunctional crosstalk noise analysis.|Donald Chai,Alex Kondratyev,Yajun Ran,Kenneth H. Tseng,Yosinori Watanabe,Malgorzata Marek-Sadowska|29|3|0|1
169|Static noise analysis with noise windows.|Ken Tseng,Vinod Kariat|11|2|0|0
170|Embedded intelligent SRAM.|Prabhat Jain,G. Edward Suh,Srinivas Devadas|7|1|0|0
171|Improved indexing for cache miss reduction in embedded systems.|Tony Givargis|39|19|0|0
172|Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design.|Yoonseo Choi,Taewhan Kim|17|2|0|3
173|Interprocedural optimizations for improving data cache performance of array-intensive embedded applications.|Wei Zhang,Guangyu Chen,Mahmut T. Kandemir,Mustafa Karaköy|7|0|0|0
174|Tutorial: basic concepts in quantum circuits.|John P. Hayes|1|0|0|0
175|Designing and implementing small quantum circuits and algorithms.|Ben Travaglione|2|1|0|0
176|A survey of techniques for energy efficient on-chip communication.|Vijay Raghunathan,Mani B. Srivastava,Rajesh K. Gupta|172|65|0|0
177|Extending the lifetime of a network of battery-powered mobile devices by remote processing: a markovian decision-based approach.|Peng Rong,Massoud Pedram|72|40|6|4
178|Energy-aware MPEG-4 FGS streaming.|Kihwan Choi,Kwanho Kim,Massoud Pedram|30|4|0|3
179|A low-energy chip-set for wireless intercom.|M. Josie Ammer,Michael Sheets,Tufan C. Karalar,Mika Kuulusa,Jan M. Rabaey|15|0|0|2
180|Optimal integer delay budgeting on directed acyclic graphs.|Elaheh Bozorgzadeh,Soheil Ghiasi,Atsushi Takahashi,Majid Sarrafzadeh|33|8|0|11
181|Optimizations for a simulator construction system supporting reusable components.|David A. Penry,David I. August|32|8|0|10
182|Statistical timing for parametric yield prediction of digital integrated circuits.|Jochen A. G. Jess,K. Kalafala,Srinath R. Naidu,Ralph H. J. M. Otten,Chandramouli Visweswariah|172|44|10|3
183|Interconnect and noise immunity design for the Pentium 4 processor.|Rajesh Kumar|93|14|6|0
184|Crosstalk noise in FPGAs.|Yajun Ran,Malgorzata Marek-Sadowska|6|3|0|0
185|Simple metrics for slew rate of RC circuits based on two circuit moments.|Kanak Agarwal,Dennis Sylvester,David Blaauw|50|17|0|6
186|Post-route gate sizing for crosstalk noise reduction.|Murat R. Becer,David Blaauw,Ilan Algor,Rajendran Panda,Chanhee Oh,Vladimir Zolotov,Ibrahim N. Hajj|43|14|2|0
187|Performance trade-off analysis of analog circuits by normal-boundary intersection.|Guido Stehr,Helmut E. Graeb,Kurt Antreich|60|8|0|7
188|Support vector machines for analog circuit performance representation.|Fernando De Bernardinis,Michael I. Jordan,Alberto L. Sangiovanni-Vincentelli|95|28|1|9
189|Efficient description of the design space of analog circuits.|Maria del Mar Hershenson|28|4|0|0
190|Architectural selection of A/D converters.|Martin Vogels,Georges G. E. Gielen|31|7|0|4
