{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748869174655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748869174656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 20:59:34 2025 " "Processing started: Mon Jun 02 20:59:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748869174656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748869174656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_lcd -c eth_sdram_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth_sdram_lcd -c eth_sdram_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748869174656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1748869175076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_sdram_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_sdram_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_sdram_dac " "Found entity 1: eth_sdram_dac" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_sdram_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_MAC des_mac eth_top.v(23) " "Verilog HDL Declaration information at eth_top.v(23): object \"DES_MAC\" differs only in case from object \"des_mac\" in the same scope" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_top.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_IP des_ip eth_top.v(25) " "Verilog HDL Declaration information at eth_top.v(25): object \"DES_IP\" differs only in case from object \"des_ip\" in the same scope" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_top.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_top " "Found entity 1: eth_top" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ctrl " "Found entity 1: eth_ctrl" {  } { { "../rtl/eth_top/eth_ctrl.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp.v(18) " "Verilog HDL Declaration information at udp.v(18): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/udp/udp.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp.v(19) " "Verilog HDL Declaration information at udp.v(19): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/udp/udp.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/eth_top/udp/udp.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp_tx.v(8) " "Verilog HDL Declaration information at udp_tx.v(8): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_tx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp_tx.v(9) " "Verilog HDL Declaration information at udp_tx.v(9): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_tx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_tx " "Found entity 1: udp_tx" {  } { { "../rtl/eth_top/udp/udp_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ETH_TYPE eth_type udp_rx.v(27) " "Verilog HDL Declaration information at udp_rx.v(27): object \"ETH_TYPE\" differs only in case from object \"eth_type\" in the same scope" {  } { { "../rtl/eth_top/udp/udp_rx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_rx.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_rx " "Found entity 1: udp_rx" {  } { { "../rtl/eth_top/udp/udp_rx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/udp/udp_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_to_rgmii " "Found entity 1: gmii_to_rgmii" {  } { { "../rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/gmii_to_rgmii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_tx " "Found entity 1: rgmii_tx" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/rgmii_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_rx " "Found entity 1: rgmii_rx" {  } { { "../rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/gmii_to_rgmii/rgmii_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp.v(18) " "Verilog HDL Declaration information at arp.v(18): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/arp/arp.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp.v(19) " "Verilog HDL Declaration information at arp.v(19): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/arp/arp.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "../rtl/eth_top/arp/arp.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp_tx.v(7) " "Verilog HDL Declaration information at arp_tx.v(7): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_tx.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp_tx.v(8) " "Verilog HDL Declaration information at arp_tx.v(8): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_tx.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1748869175185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_tx " "Found entity 1: arp_tx" {  } { { "../rtl/eth_top/arp/arp_tx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_rx " "Found entity 1: arp_rx" {  } { { "../rtl/eth_top/arp/arp_rx.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/arp_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/eth_top/arp/crc32_d8.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/arp/crc32_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_cmd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/sdram_fifo_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_rgb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_rgb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_top " "Found entity 1: lcd_rgb_top" {  } { { "../rtl/lcd/lcd_rgb_top.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_rgb_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../rtl/lcd/lcd_display.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/lcd/rd_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/lcd/rd_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "../rtl/lcd/rd_id.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/lcd/rd_id.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/lcd/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/lcd/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/lcd/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/lcd/clk_div.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/lcd/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/udp_32_to_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/udp_32_to_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_32_to_16bit " "Found entity 1: udp_32_to_16bit" {  } { { "../rtl/udp_32_to_16bit.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/udp_32_to_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/picture_tailor.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/picture_tailor.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_tailor " "Found entity 1: picture_tailor" {  } { { "../rtl/picture_tailor.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/picture_tailor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sync_fifo_2048x32b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_2048x32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_2048x32b " "Found entity 1: sync_fifo_2048x32b" {  } { { "ipcore/sync_fifo_2048x32b.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/sync_fifo_2048x32b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "ipcore/ddo_x4.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/ddo_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x1 " "Found entity 1: ddo_x1" {  } { { "ipcore/ddo_x1.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/ddo_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "ipcore/ddi_x4.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/ddi_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x1 " "Found entity 1: ddi_x1" {  } { { "ipcore/ddi_x1.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/par/ipcore/ddi_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus13.0/project/eth_sdram_dac/rtl/dac_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartus13.0/project/eth_sdram_dac/rtl/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_controller " "Found entity 1: dac_controller" {  } { { "../rtl/dac_controller.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/dac_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748869175274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748869175274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rec_en eth_sdram_dac.v(86) " "Verilog HDL Implicit Net warning at eth_sdram_dac.v(86): created implicit net for \"rec_en\"" {  } { { "../rtl/eth_sdram_dac.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_sdram_dac.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748869175274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start_en eth_top.v(142) " "Verilog HDL Implicit Net warning at eth_top.v(142): created implicit net for \"tx_start_en\"" {  } { { "../rtl/eth_top/eth_top.v" "" { Text "D:/quartus13.0/project/eth_sdram_dac/rtl/eth_top/eth_top.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748869175274 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "eth_sdram_lcd " "Top-level design entity \"eth_sdram_lcd\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1748869175455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus13.0/project/eth_sdram_dac/par/output_files/eth_sdram_lcd.map.smsg " "Generated suppressed messages file D:/quartus13.0/project/eth_sdram_dac/par/output_files/eth_sdram_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1748869175515 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748869175557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 02 20:59:35 2025 " "Processing ended: Mon Jun 02 20:59:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748869175557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748869175557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748869175557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748869175557 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748869176144 ""}
