Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar 11 21:40:49 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.024       -0.032                      3                  311        0.192        0.000                      0                  311        2.000        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.024       -0.032                      3                  288        0.192        0.000                      0                  288        2.000        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      0.144        0.000                      0                   23        3.221        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.060ns (41.335%)  route 2.924ns (58.665%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.541     5.062    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=57, routed)          1.146     6.664    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.788 r  CORDIC/REGFILE/y_out0_carry_i_18/O
                         net (fo=2, routed)           0.480     7.268    CORDIC/REGFILE/y_out0_carry_i_18_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.392 r  CORDIC/REGFILE/y_out0_carry_i_6/O
                         net (fo=4, routed)           0.617     8.009    CORDIC/REGFILE/y_out_reg[3]_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  CORDIC/REGFILE/y_out0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.133    CORDIC/ALU/y_out_reg[3][3]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.509 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.518    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.635    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  CORDIC/ALU/y_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.752    CORDIC/ALU/y_out0_carry__1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.067 r  CORDIC/ALU/y_out0_carry__2/O[3]
                         net (fo=1, routed)           0.671     9.739    CORDIC/ALU/y_out01_out[15]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.307    10.046 r  CORDIC/ALU/y_out[15]_i_1/O
                         net (fo=1, routed)           0.000    10.046    CORDIC/REGFILE/z_out_reg[15]_1[15]
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.427     9.768    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.258    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)        0.031    10.022    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.943ns (38.954%)  route 3.045ns (61.046%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.541     5.062    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=57, routed)          1.146     6.664    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.788 r  CORDIC/REGFILE/y_out0_carry_i_18/O
                         net (fo=2, routed)           0.480     7.268    CORDIC/REGFILE/y_out0_carry_i_18_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.392 r  CORDIC/REGFILE/y_out0_carry_i_6/O
                         net (fo=4, routed)           0.617     8.009    CORDIC/REGFILE/y_out_reg[3]_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  CORDIC/REGFILE/y_out0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.133    CORDIC/ALU/y_out_reg[3][3]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.509 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.518    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.635    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.950 r  CORDIC/ALU/y_out0_carry__1/O[3]
                         net (fo=1, routed)           0.793     9.743    CORDIC/ALU/y_out01_out[11]
    SLICE_X51Y82         LUT5 (Prop_lut5_I4_O)        0.307    10.050 r  CORDIC/ALU/y_out[11]_i_1/O
                         net (fo=1, routed)           0.000    10.050    CORDIC/REGFILE/z_out_reg[15]_1[11]
    SLICE_X51Y82         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434     9.775    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  CORDIC/REGFILE/y_out_reg[11]/C
                         clock pessimism              0.272    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.031    10.043    CORDIC/REGFILE/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 2.067ns (41.610%)  route 2.901ns (58.390%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.541     5.062    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=57, routed)          1.146     6.664    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.788 r  CORDIC/REGFILE/y_out0_carry_i_18/O
                         net (fo=2, routed)           0.480     7.268    CORDIC/REGFILE/y_out0_carry_i_18_n_0
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.392 r  CORDIC/REGFILE/y_out0_carry_i_6/O
                         net (fo=4, routed)           0.617     8.009    CORDIC/REGFILE/y_out_reg[3]_1
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.133 r  CORDIC/REGFILE/y_out0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.133    CORDIC/ALU/y_out_reg[3][3]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.509 r  CORDIC/ALU/y_out0_carry/CO[3]
                         net (fo=1, routed)           0.009     8.518    CORDIC/ALU/y_out0_carry_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  CORDIC/ALU/y_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.635    CORDIC/ALU/y_out0_carry__0_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  CORDIC/ALU/y_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.752    CORDIC/ALU/y_out0_carry__1_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.075 r  CORDIC/ALU/y_out0_carry__2/O[1]
                         net (fo=1, routed)           0.648     9.723    CORDIC/ALU/y_out01_out[13]
    SLICE_X49Y83         LUT6 (Prop_lut6_I5_O)        0.306    10.029 r  CORDIC/ALU/y_out[13]_i_1/O
                         net (fo=1, routed)           0.000    10.029    CORDIC/REGFILE/z_out_reg[15]_1[13]
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434     9.775    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.258    10.033    
                         clock uncertainty           -0.035     9.998    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)        0.031    10.029    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.962ns  (logic 0.583ns (29.717%)  route 1.379ns (70.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 9.768 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          1.044     9.521    CORDIC/REGFILE/AS[0]
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.427     9.768    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X45Y79         FDRE                                         r  CORDIC/REGFILE/y_out_reg[15]/C
                         clock pessimism              0.258    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X45Y79         FDRE (Setup_fdre_C_R)       -0.429     9.562    CORDIC/REGFILE/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.835ns  (logic 0.583ns (31.769%)  route 1.252ns (68.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 9.772 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.918     9.394    CORDIC/REGFILE/AS[0]
    SLICE_X52Y79         FDRE                                         r  CORDIC/REGFILE/x_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.431     9.772    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  CORDIC/REGFILE/x_out_reg[7]/C
                         clock pessimism              0.258    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X52Y79         FDRE (Setup_fdre_C_R)       -0.524     9.471    CORDIC/REGFILE/x_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.471    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.978ns (40.621%)  route 2.891ns (59.379%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 9.766 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.541     5.062    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=57, routed)          1.051     6.569    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.693 f  CORDIC/REGFILE/x_out0_carry_i_11/O
                         net (fo=2, routed)           0.653     7.346    CORDIC/REGFILE/x_out0_carry_i_11_n_0
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.124     7.470 r  CORDIC/REGFILE/x_out0_carry_i_7/O
                         net (fo=4, routed)           0.523     7.993    CORDIC/REGFILE/x_out0_carry_i_7_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.117 r  CORDIC/REGFILE/x_out0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.117    CORDIC/ALU/i_reg[1][3]
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.493 r  CORDIC/ALU/x_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.493    CORDIC/ALU/x_out0_carry_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.610 r  CORDIC/ALU/x_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.610    CORDIC/ALU/x_out0_carry__0_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.727 r  CORDIC/ALU/x_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.727    CORDIC/ALU/x_out0_carry__1_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.966 r  CORDIC/ALU/x_out0_carry__2/O[2]
                         net (fo=1, routed)           0.664     9.630    CORDIC/ALU/x_out05_out[14]
    SLICE_X53Y74         LUT6 (Prop_lut6_I5_O)        0.301     9.931 r  CORDIC/ALU/x_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.931    CORDIC/REGFILE/z_out_reg[15]_2[14]
    SLICE_X53Y74         FDRE                                         r  CORDIC/REGFILE/x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.425     9.766    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  CORDIC/REGFILE/x_out_reg[14]/C
                         clock pessimism              0.258    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)        0.029    10.018    CORDIC/REGFILE/x_out_reg[14]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.910ns  (logic 0.583ns (30.517%)  route 1.327ns (69.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 9.767 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.993     9.469    CORDIC/REGFILE/AS[0]
    SLICE_X47Y78         FDRE                                         r  CORDIC/REGFILE/y_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.426     9.767    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X47Y78         FDRE                                         r  CORDIC/REGFILE/y_out_reg[7]/C
                         clock pessimism              0.258    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X47Y78         FDRE (Setup_fdre_C_R)       -0.429     9.561    CORDIC/REGFILE/y_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/y_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.909ns  (logic 0.583ns (30.539%)  route 1.326ns (69.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.992     9.468    CORDIC/REGFILE/AS[0]
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.434     9.775    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  CORDIC/REGFILE/y_out_reg[13]/C
                         clock pessimism              0.272    10.047    
                         clock uncertainty           -0.035    10.012    
    SLICE_X49Y83         FDRE (Setup_fdre_C_R)       -0.429     9.583    CORDIC/REGFILE/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 CORDIC/CONTROLLER/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/x_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.884ns (38.569%)  route 3.001ns (61.430%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 9.766 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.541     5.062    CORDIC/CONTROLLER/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  CORDIC/CONTROLLER/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  CORDIC/CONTROLLER/i_reg[2]/Q
                         net (fo=57, routed)          1.051     6.569    CORDIC/REGFILE/i_reg[3][2]
    SLICE_X47Y77         LUT6 (Prop_lut6_I2_O)        0.124     6.693 f  CORDIC/REGFILE/x_out0_carry_i_11/O
                         net (fo=2, routed)           0.653     7.346    CORDIC/REGFILE/x_out0_carry_i_11_n_0
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.124     7.470 r  CORDIC/REGFILE/x_out0_carry_i_7/O
                         net (fo=4, routed)           0.434     7.903    CORDIC/REGFILE/x_out0_carry_i_7_n_0
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.027 r  CORDIC/REGFILE/x_out0__45_carry_i_1/O
                         net (fo=1, routed)           0.000     8.027    CORDIC/ALU/i_reg[1]_1[3]
    SLICE_X49Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.428 r  CORDIC/ALU/x_out0__45_carry/CO[3]
                         net (fo=1, routed)           0.000     8.428    CORDIC/ALU/x_out0__45_carry_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.542 r  CORDIC/ALU/x_out0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.542    CORDIC/ALU/x_out0__45_carry__0_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.781 r  CORDIC/ALU/x_out0__45_carry__1/O[2]
                         net (fo=1, routed)           0.863     9.645    CORDIC/ALU/x_out02_out[10]
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.302     9.947 r  CORDIC/ALU/x_out[10]_i_1/O
                         net (fo=1, routed)           0.000     9.947    CORDIC/REGFILE/z_out_reg[15]_2[10]
    SLICE_X52Y74         FDRE                                         r  CORDIC/REGFILE/x_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.425     9.766    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X52Y74         FDRE                                         r  CORDIC/REGFILE/x_out_reg[10]/C
                         clock pessimism              0.258    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X52Y74         FDRE (Setup_fdre_C_D)        0.079    10.068    CORDIC/REGFILE/x_out_reg[10]
  -------------------------------------------------------------------
                         required time                         10.068    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CORDIC/REGFILE/z_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.873ns  (logic 0.583ns (31.128%)  route 1.290ns (68.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 f  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 r  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.956     9.432    CORDIC/REGFILE/AS[0]
    SLICE_X53Y77         FDRE                                         r  CORDIC/REGFILE/z_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.428     9.769    CORDIC/REGFILE/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  CORDIC/REGFILE/z_out_reg[12]/C
                         clock pessimism              0.258    10.027    
                         clock uncertainty           -0.035     9.992    
    SLICE_X53Y77         FDRE (Setup_fdre_C_R)       -0.429     9.563    CORDIC/REGFILE/z_out_reg[12]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 RESET_DB/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.550     1.433    RESET_DB/DFF1/clk_IBUF_BUFG
    SLICE_X47Y73         FDRE                                         r  RESET_DB/DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  RESET_DB/DFF1/Q_reg/Q
                         net (fo=3, routed)           0.136     1.711    RESET_DB/DFF2/q1
    SLICE_X47Y72         FDRE                                         r  RESET_DB/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.818     1.946    RESET_DB/DFF2/clk_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  RESET_DB/DFF2/Q_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.070     1.518    RESET_DB/DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 4.448 - 2.500 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 3.936 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     3.936    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.146     4.082 r  RESET_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.149    RESET_DB/counter[0]
    SLICE_X45Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     4.273 r  RESET_DB/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.273    RESET_DB/counter_reg[3]_i_1_n_6
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     4.448    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.512     3.936    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.112     4.048    RESET_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.048    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 4.446 - 2.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 3.935 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.552     3.935    START_DB/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  START_DB/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.146     4.081 r  START_DB/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     4.148    START_DB/counter[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     4.272 r  START_DB/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.272    START_DB/counter_reg[3]_i_1__0_n_6
    SLICE_X37Y79         FDRE                                         r  START_DB/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.818     4.446    START_DB/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  START_DB/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.935    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.112     4.047    START_DB/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 4.444 - 2.500 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 3.933 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.550     3.933    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  RESET_DB/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDRE (Prop_fdre_C_Q)         0.146     4.079 r  RESET_DB/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     4.187    RESET_DB/counter[15]
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.295 r  RESET_DB/counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.295    RESET_DB/counter_reg[15]_i_1_n_4
    SLICE_X45Y73         FDRE                                         r  RESET_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     4.444    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y73         FDRE                                         r  RESET_DB/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.933    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.112     4.045    RESET_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 4.446 - 2.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 3.935 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.552     3.935    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  RESET_DB/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.146     4.081 r  RESET_DB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     4.189    RESET_DB/counter[11]
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.297 r  RESET_DB/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.297    RESET_DB/counter_reg[11]_i_1_n_4
    SLICE_X45Y72         FDRE                                         r  RESET_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.818     4.446    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  RESET_DB/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.935    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.112     4.047    RESET_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 4.443 - 2.500 ) 
    Source Clock Delay      (SCD):    1.432ns = ( 3.932 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.549     3.932    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  RESET_DB/counter_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.146     4.078 r  RESET_DB/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     4.186    RESET_DB/counter[19]
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.294 r  RESET_DB/counter_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.294    RESET_DB/counter_reg[19]_i_1_n_4
    SLICE_X45Y74         FDRE                                         r  RESET_DB/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     4.443    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  RESET_DB/counter_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.932    
    SLICE_X45Y74         FDRE (Hold_fdre_C_D)         0.112     4.044    RESET_DB/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.044    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 4.448 - 2.500 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 3.936 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.553     3.936    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.146     4.082 r  RESET_DB/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     4.190    RESET_DB/counter[3]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.298 r  RESET_DB/counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.298    RESET_DB/counter_reg[3]_i_1_n_4
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     4.448    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  RESET_DB/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.512     3.936    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.112     4.048    RESET_DB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.048    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RESET_DB/counter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RESET_DB/counter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 4.447 - 2.500 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 3.935 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.552     3.935    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  RESET_DB/counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.146     4.081 r  RESET_DB/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     4.189    RESET_DB/counter[7]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.297 r  RESET_DB/counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.297    RESET_DB/counter_reg[7]_i_1_n_4
    SLICE_X45Y71         FDRE                                         r  RESET_DB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.820     4.447    RESET_DB/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  RESET_DB/counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.512     3.935    
    SLICE_X45Y71         FDRE (Hold_fdre_C_D)         0.112     4.047    RESET_DB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 4.448 - 2.500 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 3.937 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     3.937    START_DB/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  START_DB/counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.146     4.083 r  START_DB/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     4.191    START_DB/counter[11]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.299 r  START_DB/counter_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.299    START_DB/counter_reg[11]_i_1__0_n_4
    SLICE_X37Y81         FDRE                                         r  START_DB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.820     4.448    START_DB/clk_IBUF_BUFG
    SLICE_X37Y81         FDRE                                         r  START_DB/counter_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.937    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.112     4.049    START_DB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 START_DB/counter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            START_DB/counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@2.500ns - clk fall@2.500ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 4.449 - 2.500 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 3.938 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.555     3.938    START_DB/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  START_DB/counter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.146     4.084 r  START_DB/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     4.192    START_DB/counter[15]
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     4.300 r  START_DB/counter_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.300    START_DB/counter_reg[15]_i_1__0_n_4
    SLICE_X37Y82         FDRE                                         r  START_DB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     2.914 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     3.599    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.628 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     4.449    START_DB/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  START_DB/counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.511     3.938    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.112     4.050    START_DB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.050    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X48Y81   CORDIC/REGFILE/x_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y74   CORDIC/REGFILE/x_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y81   CORDIC/REGFILE/x_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X53Y80   CORDIC/REGFILE/x_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X49Y73   CORDIC/REGFILE/x_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X51Y79   CORDIC/REGFILE/x_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X52Y78   CORDIC/REGFILE/x_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y73   CORDIC/REGFILE/x_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y76   CORDIC/REGFILE/y_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X45Y79   CORDIC/REGFILE/y_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y77   CORDIC/REGFILE/y_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X47Y79   CORDIC/REGFILE/y_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y76   CORDIC/REGFILE/y_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y77   CORDIC/REGFILE/z_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X49Y76   CORDIC/REGFILE/z_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y77   CORDIC/REGFILE/z_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X48Y73   CORDIC/op_curr_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y80   CORDIC/REGFILE/x_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y80   CORDIC/REGFILE/x_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y79   CORDIC/REGFILE/x_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X52Y78   CORDIC/REGFILE/x_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X52Y78   CORDIC/REGFILE/x_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X52Y79   CORDIC/REGFILE/x_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X52Y78   CORDIC/REGFILE/x_out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X51Y78   CORDIC/REGFILE/x_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X53Y80   CORDIC/REGFILE/y_out_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.965ns  (logic 0.583ns (29.662%)  route 1.382ns (70.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 9.765 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          1.048     9.524    HEX_DRIVER/AS[0]
    SLICE_X46Y77         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.424     9.765    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y77         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[16]/C
                         clock pessimism              0.258    10.023    
                         clock uncertainty           -0.035     9.988    
    SLICE_X46Y77         FDCE (Recov_fdce_C_CLR)     -0.319     9.669    HEX_DRIVER/refresh_display_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.915ns  (logic 0.583ns (30.444%)  route 1.332ns (69.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.998     9.474    HEX_DRIVER/AS[0]
    SLICE_X44Y73         FDPE                                         f  HEX_DRIVER/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y73         FDPE                                         r  HEX_DRIVER/anodes_reg[0]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X44Y73         FDPE (Recov_fdpe_C_PRE)     -0.359     9.628    HEX_DRIVER/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.915ns  (logic 0.583ns (30.444%)  route 1.332ns (69.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.998     9.474    HEX_DRIVER/AS[0]
    SLICE_X44Y73         FDPE                                         f  HEX_DRIVER/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y73         FDPE                                         r  HEX_DRIVER/anodes_reg[1]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X44Y73         FDPE (Recov_fdpe_C_PRE)     -0.359     9.628    HEX_DRIVER/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.915ns  (logic 0.583ns (30.444%)  route 1.332ns (69.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.998     9.474    HEX_DRIVER/AS[0]
    SLICE_X44Y73         FDPE                                         f  HEX_DRIVER/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y73         FDPE                                         r  HEX_DRIVER/anodes_reg[2]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X44Y73         FDPE (Recov_fdpe_C_PRE)     -0.359     9.628    HEX_DRIVER/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                          9.628    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.411    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[0]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.668    HEX_DRIVER/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.411    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[1]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.668    HEX_DRIVER/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.411    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[2]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.668    HEX_DRIVER/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.853ns  (logic 0.583ns (31.469%)  route 1.270ns (68.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 9.764 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.935     9.411    HEX_DRIVER/AS[0]
    SLICE_X46Y73         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.423     9.764    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[3]/C
                         clock pessimism              0.258    10.022    
                         clock uncertainty           -0.035     9.987    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.319     9.668    HEX_DRIVER/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.668    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.828ns  (logic 0.583ns (31.901%)  route 1.245ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.910     9.386    HEX_DRIVER/AS[0]
    SLICE_X46Y74         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.421     9.762    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[4]/C
                         clock pessimism              0.258    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X46Y74         FDCE (Recov_fdce_C_CLR)     -0.319     9.666    HEX_DRIVER/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        1.828ns  (logic 0.583ns (31.901%)  route 1.245ns (68.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 9.762 - 5.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 7.559 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     3.958 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     5.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.021 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.538     7.559    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.459     8.018 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.334     8.352    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.476 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.910     9.386    HEX_DRIVER/AS[0]
    SLICE_X46Y74         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.421     9.762    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[5]/C
                         clock pessimism              0.258    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X46Y74         FDCE (Recov_fdce_C_CLR)     -0.319     9.666    HEX_DRIVER/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/anodes_reg[3]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.674ns  (logic 0.191ns (28.339%)  route 0.483ns (71.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.337     4.608    HEX_DRIVER/AS[0]
    SLICE_X48Y75         FDPE                                         f  HEX_DRIVER/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     1.945    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X48Y75         FDPE                                         r  HEX_DRIVER/anodes_reg[3]/C
                         clock pessimism             -0.498     1.447    
                         clock uncertainty            0.035     1.483    
    SLICE_X48Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.388    HEX_DRIVER/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.242ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.646%)  route 0.526ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.379     4.651    HEX_DRIVER/AS[0]
    SLICE_X44Y75         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     1.943    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y75         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[0]/C
                         clock pessimism             -0.478     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X44Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    HEX_DRIVER/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.242ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/digit_enable_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.717ns  (logic 0.191ns (26.646%)  route 0.526ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.379     4.651    HEX_DRIVER/AS[0]
    SLICE_X44Y75         FDCE                                         f  HEX_DRIVER/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     1.943    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X44Y75         FDCE                                         r  HEX_DRIVER/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.478     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X44Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    HEX_DRIVER/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.700    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     1.943    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[10]/C
                         clock pessimism             -0.478     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    HEX_DRIVER/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.700    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     1.943    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[11]/C
                         clock pessimism             -0.478     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    HEX_DRIVER/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.700    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     1.943    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[8]/C
                         clock pessimism             -0.478     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    HEX_DRIVER/refresh_display_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.766ns  (logic 0.191ns (24.943%)  route 0.575ns (75.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.428     4.700    HEX_DRIVER/AS[0]
    SLICE_X46Y75         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.816     1.943    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y75         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[9]/C
                         clock pessimism             -0.478     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X46Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.434    HEX_DRIVER/refresh_display_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.191ns (23.039%)  route 0.638ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.492     4.763    HEX_DRIVER/AS[0]
    SLICE_X46Y76         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     1.944    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y76         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[12]/C
                         clock pessimism             -0.478     1.466    
                         clock uncertainty            0.035     1.502    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    HEX_DRIVER/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.191ns (23.039%)  route 0.638ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.492     4.763    HEX_DRIVER/AS[0]
    SLICE_X46Y76         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     1.944    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y76         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[13]/C
                         clock pessimism             -0.478     1.466    
                         clock uncertainty            0.035     1.502    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    HEX_DRIVER/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (arrival time - required time)
  Source:                 RESET_DB/debounced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HEX_DRIVER/refresh_display_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk rise@0.000ns - clk fall@2.500ns)
  Data Path Delay:        0.829ns  (logic 0.191ns (23.039%)  route 0.638ns (76.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns = ( 3.934 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    W5                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     2.726 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     3.358    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.384 f  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.551     3.934    RESET_DB/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  RESET_DB/debounced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.146     4.080 r  RESET_DB/debounced_reg/Q
                         net (fo=8, routed)           0.146     4.227    RESET_DB/reset_db_n
    SLICE_X51Y75         LUT1 (Prop_lut1_I0_O)        0.045     4.272 f  RESET_DB/z_out[15]_i_1/O
                         net (fo=71, routed)          0.492     4.763    HEX_DRIVER/AS[0]
    SLICE_X46Y76         FDCE                                         f  HEX_DRIVER/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.817     1.944    HEX_DRIVER/clk_IBUF_BUFG
    SLICE_X46Y76         FDCE                                         r  HEX_DRIVER/refresh_display_counter_reg[14]/C
                         clock pessimism             -0.478     1.466    
                         clock uncertainty            0.035     1.502    
    SLICE_X46Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    HEX_DRIVER/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  3.329    





