void\r\nF_1 (\r\nstruct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nT_1 V_5 )\r\n{\r\nT_2 * V_6 ;\r\nASSERT ( F_2 ( V_4 , V_7 ) ) ;\r\nif ( V_4 -> V_8 == NULL )\r\nF_3 ( V_4 , V_4 -> V_9 ) ;\r\nV_6 = V_4 -> V_8 ;\r\nASSERT ( V_6 -> V_10 == 0 ) ;\r\nV_6 -> V_10 = V_5 ;\r\nF_4 ( V_2 , & V_6 -> V_11 ) ;\r\n}\r\nvoid\r\nF_5 (\r\nstruct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nint V_12 )\r\n{\r\nstruct V_13 * V_13 = F_6 ( V_4 ) ;\r\nT_3 V_14 ;\r\nASSERT ( V_2 ) ;\r\nASSERT ( F_2 ( V_4 , V_7 ) ) ;\r\nV_14 = F_7 ( V_13 -> V_15 ) ;\r\nif ( ( V_12 & V_16 ) &&\r\n! F_8 ( & V_13 -> V_17 , & V_14 ) ) {\r\nV_13 -> V_17 = V_14 ;\r\nV_4 -> V_18 . V_19 . V_20 = V_14 . V_21 ;\r\nV_4 -> V_18 . V_19 . V_22 = V_14 . V_23 ;\r\n}\r\nif ( ( V_12 & V_24 ) &&\r\n! F_8 ( & V_13 -> V_25 , & V_14 ) ) {\r\nV_13 -> V_25 = V_14 ;\r\nV_4 -> V_18 . V_26 . V_20 = V_14 . V_21 ;\r\nV_4 -> V_18 . V_26 . V_22 = V_14 . V_23 ;\r\n}\r\n}\r\nvoid\r\nF_9 (\r\nT_4 * V_2 ,\r\nT_5 * V_4 ,\r\nT_1 V_12 )\r\n{\r\nASSERT ( V_4 -> V_8 != NULL ) ;\r\nASSERT ( F_2 ( V_4 , V_7 ) ) ;\r\nif ( ! ( V_4 -> V_8 -> V_11 . V_27 -> V_28 & V_29 ) &&\r\nF_10 ( F_6 ( V_4 ) ) ) {\r\nF_11 ( F_6 ( V_4 ) ) ;\r\nV_4 -> V_18 . V_30 = F_6 ( V_4 ) -> V_31 ;\r\nV_12 |= V_32 ;\r\n}\r\nV_2 -> V_33 |= V_34 ;\r\nV_4 -> V_8 -> V_11 . V_27 -> V_28 |= V_29 ;\r\nV_12 |= V_4 -> V_8 -> V_35 ;\r\nV_4 -> V_8 -> V_36 |= V_12 ;\r\n}
