SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/apb_dsp_op.sv
TOPLEVEL        = apb_dsp_op
MODULE          = test_apb_dsp_op_harness
PYTHONPATH      = /src
HASH            = 2-rtl-bug-fix