// Seed: 300099138
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.type_2 = 0;
  tri0 id_5, id_6;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5
);
  uwire id_7, id_8, id_9, id_10, id_11, id_12 = 1'd0;
  nor primCall (id_3, id_12, id_4, id_5, id_10, id_0, id_11, id_7);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
endmodule
