#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 20:11:04 2023
# Process ID: 5392
# Current directory: C:/Helios_scalable_QEC/scripts
# Command line: vivado.exe -source total.tcl
# Log file: C:/Helios_scalable_QEC/scripts/vivado.log
# Journal file: C:/Helios_scalable_QEC/scripts\vivado.jou
# Running On: LAPTOP-M73RD0KN, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
source total.tcl
# create_project qec_fpga C:/Helios_scalable_QEC/qec_fpga -part xczu7ev-ffvc1156-2-e
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.035 ; gain = 237.320
# set_property board_part xilinx.com:zcu106:part0:2.6 [current_project]
# add_files -norecurse {C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_right.sv C:/Helios_scalable_QEC/design/generics/tree_compare_solver.sv C:/Helios_scalable_QEC/design/stage_controller/get_boundry_cardinality_3d.sv C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv C:/Helios_scalable_QEC/design/channels/neighbor_link.sv C:/Helios_scalable_QEC/design/generics/fifo_fwft.v C:/Helios_scalable_QEC/design/generics/tree_distance_3d_solver.sv C:/Helios_scalable_QEC/design/channels/blocking_channel.sv C:/Helios_scalable_QEC/design/channels/final_arbitration.sv C:/Helios_scalable_QEC/design/channels/nonblocking_channel.sv C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_with_stage_controller.sv C:/Helios_scalable_QEC/parameters/parameters.sv C:/Helios_scalable_QEC/design/channels/nonoblockingchannel_fifo.sv C:/Helios_scalable_QEC/design/pe/processing_unit.sv}
# add_files -norecurse C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_synthesizable_top.sv
# set_property top standard_planar_code_3d_no_fast_channel_synthesizable_top [current_fileset]
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# add_files -fileset sim_1 -norecurse C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv
# update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 10 20:12:15 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
[Wed May 10 20:12:15 2023] Launched impl_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:15:45 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
add_files -norecurse C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:18:37 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
add_files -norecurse {C:/Helios_scalable_QEC/design/generated/decoder_stage_controller_master_0.sv C:/Helios_scalable_QEC/design/generated/decoder_stage_controller_dummy_1.sv}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:25:46 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Helios_scalable_QEC/design/generated/decoder_stage_controller_master_0.sv] -no_script -reset -force -quiet
remove_files  C:/Helios_scalable_QEC/design/generated/decoder_stage_controller_master_0.sv
export_ip_user_files -of_objects  [get_files C:/Helios_scalable_QEC/design/generated/decoder_stage_controller_dummy_1.sv] -no_script -reset -force -quiet
remove_files  C:/Helios_scalable_QEC/design/generated/decoder_stage_controller_dummy_1.sv
add_files -norecurse C:/Helios_scalable_QEC/parameters/parameters.sv
WARNING: [filemgmt 56-12] File 'C:/Helios_scalable_QEC/parameters/parameters.sv' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:44:42 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:47:09 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:47:40 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 20:50:32 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before C:/Helios_scalable_QEC/design/generics/fifo_fwft.v C:/Helios_scalable_QEC/parameters/parameters.sv
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 23:05:08 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
set_property IS_GLOBAL_INCLUDE 1 [get_files -all C:/Helios_scalable_QEC/parameters/parameters.sv]
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 10 !! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

start_gui
ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

ECHO is off.
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO is off.

INFO: [Common 17-206] Exiting Vivado at Thu May 11 01:00:45 2023...
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 01:01:27 2023...
 ; gain = 88.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3249.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 698 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 103 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 335 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 260 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3637.750 ; gain = 2252.652
open_report: Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 4908.418 ; gain = 1084.500
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'standard_planar_code_3d_no_fast_channel_left'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'standard_planar_code_3d_no_fast_channel_left' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj standard_planar_code_3d_no_fast_channel_left_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/parameters/parameters.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_synthesizable_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_synthesizable_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_with_stage_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_with_stage_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/pe/processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_unit
WARNING: [VRFC 10-3380] identifier 'updated_is_touching_boundary' is used before its declaration [C:/Helios_scalable_QEC/design/pe/processing_unit.sv:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fwft
INFO: [VRFC 10-311] analyzing module fifo_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/blocking_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/neighbor_link.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbor_link
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_compare_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_compare_solver
INFO: [VRFC 10-311] analyzing module min_val_with_index
INFO: [VRFC 10-311] analyzing module min_val_4x_with_index
INFO: [VRFC 10-311] analyzing module min_val_8x_with_index
INFO: [VRFC 10-311] analyzing module min_val_less_8x_with_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_distance_3d_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_distance_3d_solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_left
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_right
ERROR: [VRFC 10-2989] 'STAGE_WIDTH' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:518]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:518]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:602]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:604]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:626]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:628]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:638]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:650]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:656]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:659]
ERROR: [VRFC 10-2989] 'STAGE_SPREAD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:663]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:665]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:668]
ERROR: [VRFC 10-2989] 'STAGE_GROW_BOUNDARY' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:672]
ERROR: [VRFC 10-2989] 'STAGE_SPREAD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:674]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:678]
ERROR: [VRFC 10-2989] 'STAGE_GROW_BOUNDARY' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:680]
ERROR: [VRFC 10-2989] 'STAGE_RESULT_CALCULATING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:683]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:686]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/standard_planar_code_3d_no_fast_channel_synthesizable_top.dcp to C:/Helios_scalable_QEC/qec_fpga/qec_fpga.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Wed May 10 23:53:45 2023] Launched synth_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 10 23:55:41 2023] Launched impl_1...
Run output will be captured here: C:/Helios_scalable_QEC/qec_fpga/qec_fpga.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'standard_planar_code_3d_no_fast_channel_left'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'standard_planar_code_3d_no_fast_channel_left' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj standard_planar_code_3d_no_fast_channel_left_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/parameters/parameters.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_synthesizable_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_synthesizable_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_with_stage_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_with_stage_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/pe/processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_unit
WARNING: [VRFC 10-3380] identifier 'updated_is_touching_boundary' is used before its declaration [C:/Helios_scalable_QEC/design/pe/processing_unit.sv:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fwft
INFO: [VRFC 10-311] analyzing module fifo_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/blocking_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/neighbor_link.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbor_link
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_compare_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_compare_solver
INFO: [VRFC 10-311] analyzing module min_val_with_index
INFO: [VRFC 10-311] analyzing module min_val_4x_with_index
INFO: [VRFC 10-311] analyzing module min_val_8x_with_index
INFO: [VRFC 10-311] analyzing module min_val_less_8x_with_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_distance_3d_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_distance_3d_solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_left
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_right
ERROR: [VRFC 10-2989] 'STAGE_WIDTH' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:518]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:518]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:602]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:604]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:626]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:628]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:638]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:650]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:656]
ERROR: [VRFC 10-2989] 'STAGE_MEASUREMENT_LOADING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:659]
ERROR: [VRFC 10-2989] 'STAGE_SPREAD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:663]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:665]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:668]
ERROR: [VRFC 10-2989] 'STAGE_GROW_BOUNDARY' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:672]
ERROR: [VRFC 10-2989] 'STAGE_SPREAD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:674]
ERROR: [VRFC 10-2989] 'STAGE_SYNC_IS_ODD_CLUSTER' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:678]
ERROR: [VRFC 10-2989] 'STAGE_GROW_BOUNDARY' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:680]
ERROR: [VRFC 10-2989] 'STAGE_RESULT_CALCULATING' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:683]
ERROR: [VRFC 10-2989] 'STAGE_IDLE' is not declared [C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv:686]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'standard_planar_code_3d_no_fast_channel_left'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'standard_planar_code_3d_no_fast_channel_left' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj standard_planar_code_3d_no_fast_channel_left_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/parameters/parameters.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_synthesizable_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_synthesizable_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_with_stage_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_with_stage_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/pe/processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_unit
WARNING: [VRFC 10-3380] identifier 'updated_is_touching_boundary' is used before its declaration [C:/Helios_scalable_QEC/design/pe/processing_unit.sv:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fwft
INFO: [VRFC 10-311] analyzing module fifo_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/blocking_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/neighbor_link.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbor_link
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_compare_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_compare_solver
INFO: [VRFC 10-311] analyzing module min_val_with_index
INFO: [VRFC 10-311] analyzing module min_val_4x_with_index
INFO: [VRFC 10-311] analyzing module min_val_8x_with_index
INFO: [VRFC 10-311] analyzing module min_val_less_8x_with_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_distance_3d_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_distance_3d_solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_left
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_right.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/get_boundry_cardinality_3d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_boundry_cardinality
WARNING: [VRFC 10-9157] macro 'INDEX' is redefined [C:/Helios_scalable_QEC/design/stage_controller/get_boundry_cardinality_3d.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_arbitration_unit
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/final_arbitration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_arbitration_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/nonblocking_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonblocking_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_left
WARNING: [VRFC 10-9157] macro 'INDEX' is redefined [C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv:109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbor_link_to_fifo
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:16]
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:17]
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:21]
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/nonoblockingchannel_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonblocking_channel_to_fifo
INFO: [VRFC 10-311] analyzing module nonblocking_channel_from_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bench_decoder
ERROR: [VRFC 10-2989] 'STAGE_WIDTH' is not declared [C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv:25]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv:25]
ERROR: [VRFC 10-2989] 'STAGE_WIDTH' is not declared [C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv:43]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv:43]
ERROR: [VRFC 10-8530] module 'bench_decoder' is ignored due to previous errors [C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'standard_planar_code_3d_no_fast_channel_left'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'standard_planar_code_3d_no_fast_channel_left' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj standard_planar_code_3d_no_fast_channel_left_vlog.prj"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/parameters/parameters.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_synthesizable_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_synthesizable_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel_with_stage_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_with_stage_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_no_fast_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/pe/processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_unit
WARNING: [VRFC 10-3380] identifier 'updated_is_touching_boundary' is used before its declaration [C:/Helios_scalable_QEC/design/pe/processing_unit.sv:239]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_fwft
INFO: [VRFC 10-311] analyzing module fifo_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/blocking_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/neighbor_link.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbor_link
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_compare_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_compare_solver
INFO: [VRFC 10-311] analyzing module min_val_with_index
INFO: [VRFC 10-311] analyzing module min_val_4x_with_index
INFO: [VRFC 10-311] analyzing module min_val_8x_with_index
INFO: [VRFC 10-311] analyzing module min_val_less_8x_with_index
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/generics/tree_distance_3d_solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tree_distance_3d_solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller_partial.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_left
INFO: [VRFC 10-311] analyzing module decoder_stage_controller_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_right.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/get_boundry_cardinality_3d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_boundry_cardinality
WARNING: [VRFC 10-9157] macro 'INDEX' is redefined [C:/Helios_scalable_QEC/design/stage_controller/get_boundry_cardinality_3d.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_arbitration_unit
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/final_arbitration.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_arbitration_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/nonblocking_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonblocking_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module standard_planar_code_3d_no_fast_channel_left
WARNING: [VRFC 10-9157] macro 'INDEX' is redefined [C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv:109]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neighbor_link_to_fifo
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:16]
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:17]
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:21]
WARNING: [VRFC 10-3380] identifier 'ADDRESS_WIDTH' is used before its declaration [C:/Helios_scalable_QEC/design/channels/neigbor_link_fifo.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/channels/nonoblockingchannel_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nonblocking_channel_to_fifo
INFO: [VRFC 10-311] analyzing module nonblocking_channel_from_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/design/stage_controller/decoder_stage_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_stage_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Helios_scalable_QEC/test_benches/full_tests/bench_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bench_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot standard_planar_code_3d_no_fast_channel_left_behav xil_defaultlib.standard_planar_code_3d_no_fast_channel_left xil_defaultlib.glbl -log elaborate.log"
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot standard_planar_code_3d_no_fast_channel_left_behav xil_defaultlib.standard_planar_code_3d_no_fast_channel_left xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'master_fifo_out_data' [C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv:255]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'master_fifo_in_data' [C:/Helios_scalable_QEC/design/wrappers/standard_planar_code_2d_left.sv:258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'din' [C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'dout' [C:/Helios_scalable_QEC/design/channels/pu_arbitration.sv:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Helios_scalable_QEC/design/generics/fifo_fwft.v" Line 1. Module fifo_fwft(WIDTH=12) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tree_compare_solver(DATA_WIDTH=9...
Compiling module xil_defaultlib.fifo_fwft(WIDTH=11)
Compiling module xil_defaultlib.blocking_channel(WIDTH=11)
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_compare_solver(DATA_WIDTH=9...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_compare_solver(DATA_WIDTH=9...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_compare_solver(DATA_WIDTH=9...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.tree_distance_3d_solver(PER_DIME...
Compiling module xil_defaultlib.processing_unit(ADDRESS_WIDTH=9,...
Compiling module xil_defaultlib.fifo_fwft(WIDTH=32)
Compiling module xil_defaultlib.fifo_fwft(WIDTH=12)
Compiling module xil_defaultlib.pu_arbitration_unit_default
Compiling module xil_defaultlib.neighbor_link(LENGTH=6,ADDRESS_W...
Compiling module xil_defaultlib.neighbor_link(ADDRESS_WIDTH=9)
Compiling module xil_defaultlib.fifo_fwft(DEPTH=128,WIDTH=11)
Compiling module xil_defaultlib.blocking_channel(WIDTH=11,DEPTH=...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.neighbor_link_to_fifo(LENGTH=6,P...
Compiling module xil_defaultlib.standard_planar_code_3d_no_fast_...
Compiling module xil_defaultlib.glbl
Built simulation snapshot standard_planar_code_3d_no_fast_channel_left_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 5271.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Helios_scalable_QEC/qec_fpga/qec_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "standard_planar_code_3d_no_fast_channel_left_behav -key {Behavioral:sim_1:Functional:standard_planar_code_3d_no_fast_channel_left} -tclbatch {standard_planar_code_3d_no_fast_channel_left.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source standard_planar_code_3d_no_fast_channel_left.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'standard_planar_code_3d_no_fast_channel_left_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 5271.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 01:00:45 2023...
