<div id="pf2e1" class="pf w0 h0" data-page-no="2e1"><div class="pc pc2e1 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2e1.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C4 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x97 h7 y10b6 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x12c h7 yff7 ff2 fs4 fc0 sc0 ls0">M10</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">10-bit Mode select</div><div class="t m0 x83 h7 y12b3 ff2 fs4 fc0 sc0 ls0 ws0">The M10 bit causes a tenth bit to be part of the serial transmission. This bit should only be changed when</div><div class="t m0 x83 h7 y111f ff2 fs4 fc0 sc0 ls0 ws0">the transmitter and receiver are both disabled.</div><div class="t m0 x83 h7 y10b9 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Receiver and transmitter use 8-bit or 9-bit data characters.</div><div class="t m0 x83 h7 y10ba ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Receiver and transmitter use 10-bit data characters.</div><div class="t m0 x1 h7 y1560 ff2 fs4 fc0 sc0 ls0">4–0</div><div class="t m0 x3a h7 y1708 ff2 fs4 fc0 sc0 ls0">OSR</div><div class="t m0 x83 h7 y1560 ff2 fs4 fc0 sc0 ls0 ws0">Over Sampling Ratio</div><div class="t m0 x83 h7 y1709 ff2 fs4 fc0 sc0 ls0 ws0">This field configures the oversampling ratio for the receiver between 4x (00011) and 32x (11111). Writing</div><div class="t m0 x83 h7 y170a ff2 fs4 fc0 sc0 ls0 ws0">an invalid oversampling ratio will default to an oversampling ratio of 16 (01111). This field should only be</div><div class="t m0 x83 h7 y13e0 ff2 fs4 fc0 sc0 ls0 ws0">changed when the transmitter and receiver are both disabled.</div><div class="t m0 x9 h1b y415e ff1 fsc fc0 sc0 ls0 ws0">39.2.12<span class="_ _b"> </span>UART Control Register 5 (UART<span class="ff7 ws24e">x</span>_C5)</div><div class="t m0 x9 h7 y1bc2 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + Bh offset</div><div class="t m0 x81 h1d y415f ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y4160 ff2 fs4 fc0 sc0 ls0 ws3b4">Read <span class="ws4d3 v18">TDMAE </span><span class="ls2a3">0</span><span class="ws4d4 v18">RDMAE </span><span class="ls2a4">0</span><span class="ws4d5 v18">BOTHEDGE </span>RESYNCDI</div><div class="t m0 x166 h7 y16da ff2 fs4 fc0 sc0 ls0">S</div><div class="t m0 x8b h7 y4161 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y4162 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y4163 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C5 field descriptions</span></div><div class="t m0 x12c h10 y4164 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y4165 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y4166 ff2 fs4 fc0 sc0 ls0">TDMAE</div><div class="t m0 x83 h7 y4165 ff2 fs4 fc0 sc0 ls0 ws0">Transmitter DMA Enable</div><div class="t m0 x83 h7 y36dc ff2 fs4 fc0 sc0 ls0 ws0">TDMAE configures the transmit data register empty flag, S1[TDRE], to generate a DMA request.</div><div class="t m0 x83 h7 y352f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA request disabled.</div><div class="t m0 x83 h7 y4167 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA request enabled.</div><div class="t m0 x97 h7 y4168 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y4169 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y4168 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y4169 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y2195 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x60 h7 y2196 ff2 fs4 fc0 sc0 ls0">RDMAE</div><div class="t m0 x83 h7 y2195 ff2 fs4 fc0 sc0 ls0 ws0">Receiver Full DMA Enable</div><div class="t m0 x83 h7 y2d96 ff2 fs4 fc0 sc0 ls0 ws0">RDMAE configures the receiver data register full flag, S1[RDRF], to generate a DMA request.</div><div class="t m0 x83 h7 yf7a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA request disabled.</div><div class="t m0 x83 h7 y416a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA request enabled.</div><div class="t m0 x1 h7 y416b ff2 fs4 fc0 sc0 ls0">4–2</div><div class="t m0 x91 h7 y1fc9 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y416b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1fc9 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y416c ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x33 h7 y416d ff2 fs4 fc0 sc0 ls0">BOTHEDGE</div><div class="t m0 x83 h7 y416c ff2 fs4 fc0 sc0 ls0 ws0">Both Edge Sampling</div><div class="t m0 x83 h7 y353c ff2 fs4 fc0 sc0 ls0 ws0">Enables sampling of the received data on both edges of the baud rate clock, effectively doubling the</div><div class="t m0 x83 h7 y1fcd ff2 fs4 fc0 sc0 ls0 ws0">number of times the receiver samples the input data for a given oversampling ratio. This bit must be set for</div><div class="t m0 x83 h7 y416e ff2 fs4 fc0 sc0 ls0 ws0">oversampling ratios between x4 and x7 and is optional for higher oversampling ratios. This bit should only</div><div class="t m0 x83 h7 y416f ff2 fs4 fc0 sc0 ls0 ws0">be changed when the receiver is disabled.</div><div class="t m0 x1b h7 y4170 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x44 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 39 Universal Asynchronous Receiver/Transmitter (UART0)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>737</div><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,355.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.250000px;bottom:425.417000px;width:31.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,285.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.498000px;bottom:430.917000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,258.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:233.751000px;bottom:425.417000px;width:32.499000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,188.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:359.498000px;bottom:430.917000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,161.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:448.746000px;bottom:425.417000px;width:50.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e2" data-dest-detail='[738,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:506.749000px;bottom:430.917000px;width:46.503000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e2" data-dest-detail='[738,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:526.998000px;bottom:419.917000px;width:6.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
