Hello all

This is my list of 100 days of RTL coding.

Day1 --> MUX with 8bit input line  
Day2 --> Synchron and Asynchronous reset  
Day3 --> Edge Detector   
Day4 --> ALU   
Day5 --> Odd Counter   
Day6 --> Shift Register  
Day7 --> Dynamic Shift Register    
Day8 --> One Hot Encoding  
Day9 --> Binary to Gray code  
Day10 --> Up Down self-starting counter  
Day11 --> Parallel In Serial Out (PISO)  
Day12 --> Linear Feedback Shift Register (LFSR)  
Day13 --> Finite State Machine (FSM)   
Day14 --> Sequence Detector (2 bit overlap Mealy machine for 11010011)  
Day15 --> Binary to BCD  
Day16 --> Priority Encoder  
Day17 --> Fixed Priority Arbiter    
Day18 --> Synchronizer  
Day19 --> Vending Machine  
Day20 --> 32Bit SRAM  
Day21 --> Designing Datapath for Multiplier   
Day22 --> Implementation of Datapath using Verilog  
Day23 --> Designing Controller using FSM for Multiplier   
Day24 --> Implementation of Controller using Verilog   
Day25 --> Testing Datapath and Controller     
Day26 --> GCD  
Day27 --> GCD Datapath using Verilog  
Day28 --> GCD Controller using FSM  
Day29 --> GCD Controller using Verilog  
Day30 --> Testing GCD using Datapath and Controller  
Day31 --> Booths Algorithm  
Day32 --> Datapath for Booths Algorithm using Verilog  
Day33 --> Controller for Booths Algorithm using FSM    
Day34 --> Implementation of Controller using Verilog  
Day35 --> Testing the Datapath and Controller  
