$date
	Wed Feb 12 23:45:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_3_to_8_tb $end
$var wire 8 ! w [7:0] $end
$var reg 1 " en $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " en $end
$var wire 8 & y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
b0 !
$end
#10
1$
#20
b1 !
b1 &
1"
0$
#30
b10 !
b10 &
1%
#40
b100 !
b100 &
0%
1$
#50
b1000 !
b1000 &
1%
#60
b10000 !
b10000 &
0%
0$
1#
#70
b100000 !
b100000 &
1%
#80
b1000000 !
b1000000 &
0%
1$
#90
b10000000 !
b10000000 &
1%
#100
