<root><simulation><result_generated_time />2023-05-12 16:32:08<layer><layer_spec />{'B': 1, 'K': 24, 'C': 96, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 2304, 'I': 301056, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />31/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [48, 1, 1], 'I': [768, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 8)]], [[('C', 24)], [('C', 2)]], [], []]<I />[[], [[('C', 24)], [('OX', 2), ('OY', 8), ('C', 2)]], [], []]<O />[[[('C', 24)], [('C', 2)]], [[], [('OX', 2), ('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12), ('C', 2), ('OX', 28), ('OY', 7)], [], []]<I />[[('K', 2), ('K', 12), ('C', 2)], [('OX', 28), ('OY', 7)], []]<O />[[('K', 2), ('K', 12), ('C', 2)], [('OX', 28), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [16.0, 196, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [48.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 18432, 18432], 'I': [16, 2408448, 2408448], 'O': [192, 602112, 602112], 'O_partial': [192, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.75, 0.0, 0.0], 'I': [0.03, 0.07, 0.0], 'O': [0.38, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.09, 0.0], 'I': [0.03, 0.09, 0.0], 'O': [0.38, 0.09, 0.0]}<effective_mem_size_bit />{'W': [384, 18432, 18432], 'I': [8, 2408448, 2408448], 'O': [192, 21504, 602112], 'O_partial': [192, 0, 0], 'O_final': [0, 21504, 602112]}<total_unit_count />{'W': [768, 48, 1, 1], 'I': [768, 768, 1, 1], 'O': [768, 16, 1, 1]}<unique_unit_count />{'W': [48, 48, 1, 1], 'I': [768, 768, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [48.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[451584, 2304], [2304, 2304], [2304, 0]]<I />[[301056, 301056], [301056, 301056], [301056, 0]]<O />[[(75264, 150528), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(75264, 150528), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[56448, 288], [36, 36], [9, 0]]<I />[[37632, 37632], [4704, 4704], [1176, 0]]<O />[[(9408, 18816), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([9408, 18816], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />2408448</mac_count></basic_info><energy><total_energy />15918225.3<mem_energy_breakdown><W />[19.1, 7.1, 12.0]<I />[26.4, 932.3, 1566.3]<O />[13.2, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />120422.4<total />15915024.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4979<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.6638<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />14172<latency_cycle_without_data_loading />9408<ideal_computing_cycle />9408<data_loading><load_cycle_total />4764<load_cycle_individual />{'W': [36, 36, 0], 'I': [24, 4704, 0]}<load_cycle_combined />{'W': 37, 'I': 4704}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9407], [-48, -9408], [-9408, -9408]], 'I': [[-9407], [-9360, -4680], [-9408, -9408]], 'O': [[-9408], [-8820, -8232], [-8232, -9114]]}<mem_stall_cycle_shared />{'W': [[-9407], [-48, 0], [0, 0]], 'I': [[-9407], [-9360, 0], [0, 0]], 'O': [[-9408], [-8820, -8232], [-8232, -9114]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 18432, 18432], 'I': [16, 2408448, 2408448], 'O': [192, 602112, 602112], 'O_partial': [192, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [18432, 18432, 18432], 'I': [12288, 2408448, 2408448], 'O': [3072, 602112, 602112]}<loop_cycles_each_level />{'W': [9408, 9408, 9408], 'I': [48, 9408, 9408], 'O': [48, 9408, 9408]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [1, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.3], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 4.0], [64.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [384.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.3], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [128.0, 64.0], [64.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [384.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.3], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 4.0], [64.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [704.0, 322.0], [258.0, 64.0]], 'I': [[8.0, 0.3], [704.0, 322.0], [258.0, 64.0]], 'O': [[8.0, 4.0], [704.0, 322.0], [258.0, 64.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9408], [48, 9408, 1], [9408, 9408, 1]], 'I': [[1, 1, 9408], [48, 48, 196], [9408, 9408, 1]], 'O': [[1, 1, 9408], [48, 48, 196], [9408, 9408, 1]]}<trans_time_real />{'W': [[0, 1, 9408], [[6, 9408, 1], [36, 9408, 1]], [[36, 9408, 1], [9, 9408, 1]]], 'I': [[0, 1, 9408], [[0, 48, 196], [24, 48, 196]], [[4704, 9408, 1], [1176, 9408, 1]]], 'O': [[0, 1, 9408], [[3, 48, 196], [6, 48, 196]], [[1176, 9408, 1], [294, 9408, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -12], [-9372, -9399]], 'I': [[-1], [-48, -24], [-4704, -8232]], 'O': [[-1], [-45, -42], [-8232, -9114]]}<single_stall_count />{'W': [9407, 0, 0], 'I': [9407, 195, 0], 'O': [9408, 196, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [4680, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4728, -9408], [-8232, -8232]], 1: [[-9408, -9408], [-8232, -9408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />2</simulation></root>