<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2018.2-->
<!-- ##TE Last Modification:2018.08.08-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0725_100_2i" display_name="Artix-7 TE0725_100_2I9. SPRT PCB: REV01, REV02, REV03" url="trenz.org/te0725-info" preset_file="preset.xml">
  <images>
    <image name="te0725_board.png" display_name="TE0725 BOARD" sub_type="board">
      <description>TE0725 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="2">0.3</revision>
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Artix-7 TE0725_100_2I9 Board (form factor 3.5x7.3 cm) with 8MB HyperRAM and industrial temperature range. Supported PCB Revisions: REV01 REV02, REV03.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="Artix-7 TE0725_100_2I" type="fpga" part_name="xc7a100tcsg324-2" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
	      <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="eeprom_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="eeprom_sda"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="eeprom_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="eeprom_sda"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="eeprom_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="eeprom_sda"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="eeprom_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="eeprom_scl"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="eeprom_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="eeprom_scl"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="eeprom_scl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="eeprom_scl"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	  	  
        <interface mode="master" name="uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart" preset_proc="uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart_txd"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart_rxd"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
        <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash" preset_proc="spi_flash_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io0_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io1_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io2_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io3_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
        <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
        </interface>		
		
        <interface mode="master" name="onboard_LED" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led" preset_proc="led_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="sysled" dir="out" > 
              <pin_maps>
                <pin_map port_index="0" component_pin="sysled"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	
		
        <interface mode="master" name="p1a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1a" preset_proc="p1a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1a_tri_o" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_3"/>
                <pin_map port_index="1" component_pin="J1_7"/>
                <pin_map port_index="2" component_pin="J1_9"/>
                <pin_map port_index="3" component_pin="J1_11"/>
                <pin_map port_index="4" component_pin="J1_13"/>
                <pin_map port_index="5" component_pin="J1_15"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_29"/>
                <pin_map port_index="13" component_pin="J1_31"/>
                <pin_map port_index="14" component_pin="J1_33"/>
                <pin_map port_index="15" component_pin="J1_35"/>
                <pin_map port_index="16" component_pin="J1_37"/>
                <pin_map port_index="17" component_pin="J1_39"/>
                <pin_map port_index="18" component_pin="J1_41"/>
                <pin_map port_index="19" component_pin="J1_43"/>
                <pin_map port_index="20" component_pin="J1_47"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1a_tri_t" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_3"/>
                <pin_map port_index="1" component_pin="J1_7"/>
                <pin_map port_index="2" component_pin="J1_9"/>
                <pin_map port_index="3" component_pin="J1_11"/>
                <pin_map port_index="4" component_pin="J1_13"/>
                <pin_map port_index="5" component_pin="J1_15"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_29"/>
                <pin_map port_index="13" component_pin="J1_31"/>
                <pin_map port_index="14" component_pin="J1_33"/>
                <pin_map port_index="15" component_pin="J1_35"/>
                <pin_map port_index="16" component_pin="J1_37"/>
                <pin_map port_index="17" component_pin="J1_39"/>
                <pin_map port_index="18" component_pin="J1_41"/>
                <pin_map port_index="19" component_pin="J1_43"/>
                <pin_map port_index="20" component_pin="J1_47"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1a_tri_i" dir="in" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_3"/>
                <pin_map port_index="1" component_pin="J1_7"/>
                <pin_map port_index="2" component_pin="J1_9"/>
                <pin_map port_index="3" component_pin="J1_11"/>
                <pin_map port_index="4" component_pin="J1_13"/>
                <pin_map port_index="5" component_pin="J1_15"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_29"/>
                <pin_map port_index="13" component_pin="J1_31"/>
                <pin_map port_index="14" component_pin="J1_33"/>
                <pin_map port_index="15" component_pin="J1_35"/>
                <pin_map port_index="16" component_pin="J1_37"/>
                <pin_map port_index="17" component_pin="J1_39"/>
                <pin_map port_index="18" component_pin="J1_41"/>
                <pin_map port_index="19" component_pin="J1_43"/>
                <pin_map port_index="20" component_pin="J1_47"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1b" preset_proc="p1b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1b_tri_o" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_4"/>
                <pin_map port_index="1" component_pin="J1_8"/>
                <pin_map port_index="2" component_pin="J1_10"/>
                <pin_map port_index="3" component_pin="J1_12"/>
                <pin_map port_index="4" component_pin="J1_14"/>
                <pin_map port_index="5" component_pin="J1_16"/>
                <pin_map port_index="6" component_pin="J1_18"/>
                <pin_map port_index="7" component_pin="J1_20"/>
                <pin_map port_index="8" component_pin="J1_22"/>
                <pin_map port_index="9" component_pin="J1_24"/>
                <pin_map port_index="10" component_pin="J1_26"/>
                <pin_map port_index="11" component_pin="J1_28"/>
                <pin_map port_index="12" component_pin="J1_30"/>
                <pin_map port_index="13" component_pin="J1_32"/>
                <pin_map port_index="14" component_pin="J1_34"/>
                <pin_map port_index="15" component_pin="J1_36"/>
                <pin_map port_index="16" component_pin="J1_38"/>
                <pin_map port_index="17" component_pin="J1_40"/>
                <pin_map port_index="18" component_pin="J1_42"/>
                <pin_map port_index="19" component_pin="J1_44"/>
                <pin_map port_index="20" component_pin="J1_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1b_tri_t" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_4"/>
                <pin_map port_index="1" component_pin="J1_8"/>
                <pin_map port_index="2" component_pin="J1_10"/>
                <pin_map port_index="3" component_pin="J1_12"/>
                <pin_map port_index="4" component_pin="J1_14"/>
                <pin_map port_index="5" component_pin="J1_16"/>
                <pin_map port_index="6" component_pin="J1_18"/>
                <pin_map port_index="7" component_pin="J1_20"/>
                <pin_map port_index="8" component_pin="J1_22"/>
                <pin_map port_index="9" component_pin="J1_24"/>
                <pin_map port_index="10" component_pin="J1_26"/>
                <pin_map port_index="11" component_pin="J1_28"/>
                <pin_map port_index="12" component_pin="J1_30"/>
                <pin_map port_index="13" component_pin="J1_32"/>
                <pin_map port_index="14" component_pin="J1_34"/>
                <pin_map port_index="15" component_pin="J1_36"/>
                <pin_map port_index="16" component_pin="J1_38"/>
                <pin_map port_index="17" component_pin="J1_40"/>
                <pin_map port_index="18" component_pin="J1_42"/>
                <pin_map port_index="19" component_pin="J1_44"/>
                <pin_map port_index="20" component_pin="J1_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1b_tri_i" dir="in" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_4"/>
                <pin_map port_index="1" component_pin="J1_8"/>
                <pin_map port_index="2" component_pin="J1_10"/>
                <pin_map port_index="3" component_pin="J1_12"/>
                <pin_map port_index="4" component_pin="J1_14"/>
                <pin_map port_index="5" component_pin="J1_16"/>
                <pin_map port_index="6" component_pin="J1_18"/>
                <pin_map port_index="7" component_pin="J1_20"/>
                <pin_map port_index="8" component_pin="J1_22"/>
                <pin_map port_index="9" component_pin="J1_24"/>
                <pin_map port_index="10" component_pin="J1_26"/>
                <pin_map port_index="11" component_pin="J1_28"/>
                <pin_map port_index="12" component_pin="J1_30"/>
                <pin_map port_index="13" component_pin="J1_32"/>
                <pin_map port_index="14" component_pin="J1_34"/>
                <pin_map port_index="15" component_pin="J1_36"/>
                <pin_map port_index="16" component_pin="J1_38"/>
                <pin_map port_index="17" component_pin="J1_40"/>
                <pin_map port_index="18" component_pin="J1_42"/>
                <pin_map port_index="19" component_pin="J1_44"/>
                <pin_map port_index="20" component_pin="J1_48"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2a" preset_proc="p2a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2a_tri_o" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_3"/>
                <pin_map port_index="1" component_pin="J2_7"/>
                <pin_map port_index="2" component_pin="J2_9"/>
                <pin_map port_index="3" component_pin="J2_11"/>
                <pin_map port_index="4" component_pin="J2_13"/>
                <pin_map port_index="5" component_pin="J2_15"/>
                <pin_map port_index="6" component_pin="J2_17"/>
                <pin_map port_index="7" component_pin="J2_19"/>
                <pin_map port_index="8" component_pin="J2_21"/>
                <pin_map port_index="9" component_pin="J2_23"/>
                <pin_map port_index="10" component_pin="J2_25"/>
                <pin_map port_index="11" component_pin="J2_27"/>
                <pin_map port_index="12" component_pin="J2_29"/>
                <pin_map port_index="13" component_pin="J2_31"/>
                <pin_map port_index="14" component_pin="J2_33"/>
                <pin_map port_index="15" component_pin="J2_35"/>
                <pin_map port_index="16" component_pin="J2_37"/>
                <pin_map port_index="17" component_pin="J2_39"/>
                <pin_map port_index="18" component_pin="J2_41"/>
                <pin_map port_index="19" component_pin="J2_43"/>
                <pin_map port_index="20" component_pin="J2_47"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2a_tri_t" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_3"/>
                <pin_map port_index="1" component_pin="J2_7"/>
                <pin_map port_index="2" component_pin="J2_9"/>
                <pin_map port_index="3" component_pin="J2_11"/>
                <pin_map port_index="4" component_pin="J2_13"/>
                <pin_map port_index="5" component_pin="J2_15"/>
                <pin_map port_index="6" component_pin="J2_17"/>
                <pin_map port_index="7" component_pin="J2_19"/>
                <pin_map port_index="8" component_pin="J2_21"/>
                <pin_map port_index="9" component_pin="J2_23"/>
                <pin_map port_index="10" component_pin="J2_25"/>
                <pin_map port_index="11" component_pin="J2_27"/>
                <pin_map port_index="12" component_pin="J2_29"/>
                <pin_map port_index="13" component_pin="J2_31"/>
                <pin_map port_index="14" component_pin="J2_33"/>
                <pin_map port_index="15" component_pin="J2_35"/>
                <pin_map port_index="16" component_pin="J2_37"/>
                <pin_map port_index="17" component_pin="J2_39"/>
                <pin_map port_index="18" component_pin="J2_41"/>
                <pin_map port_index="19" component_pin="J2_43"/>
                <pin_map port_index="20" component_pin="J2_47"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2a_tri_i" dir="in" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_3"/>
                <pin_map port_index="1" component_pin="J2_7"/>
                <pin_map port_index="2" component_pin="J2_9"/>
                <pin_map port_index="3" component_pin="J2_11"/>
                <pin_map port_index="4" component_pin="J2_13"/>
                <pin_map port_index="5" component_pin="J2_15"/>
                <pin_map port_index="6" component_pin="J2_17"/>
                <pin_map port_index="7" component_pin="J2_19"/>
                <pin_map port_index="8" component_pin="J2_21"/>
                <pin_map port_index="9" component_pin="J2_23"/>
                <pin_map port_index="10" component_pin="J2_25"/>
                <pin_map port_index="11" component_pin="J2_27"/>
                <pin_map port_index="12" component_pin="J2_29"/>
                <pin_map port_index="13" component_pin="J2_31"/>
                <pin_map port_index="14" component_pin="J2_33"/>
                <pin_map port_index="15" component_pin="J2_35"/>
                <pin_map port_index="16" component_pin="J2_37"/>
                <pin_map port_index="17" component_pin="J2_39"/>
                <pin_map port_index="18" component_pin="J2_41"/>
                <pin_map port_index="19" component_pin="J2_43"/>
                <pin_map port_index="20" component_pin="J2_47"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2b" preset_proc="p2b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2b_tri_o" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_4"/>
                <pin_map port_index="1" component_pin="J2_8"/>
                <pin_map port_index="2" component_pin="J2_10"/>
                <pin_map port_index="3" component_pin="J2_12"/>
                <pin_map port_index="4" component_pin="J2_14"/>
                <pin_map port_index="5" component_pin="J2_16"/>
                <pin_map port_index="6" component_pin="J2_18"/>
                <pin_map port_index="7" component_pin="J2_20"/>
                <pin_map port_index="8" component_pin="J2_22"/>
                <pin_map port_index="9" component_pin="J2_24"/>
                <pin_map port_index="10" component_pin="J2_26"/>
                <pin_map port_index="11" component_pin="J2_28"/>
                <pin_map port_index="12" component_pin="J2_30"/>
                <pin_map port_index="13" component_pin="J2_32"/>
                <pin_map port_index="14" component_pin="J2_34"/>
                <pin_map port_index="15" component_pin="J2_36"/>
                <pin_map port_index="16" component_pin="J2_38"/>
                <pin_map port_index="17" component_pin="J2_40"/>
                <pin_map port_index="18" component_pin="J2_42"/>
                <pin_map port_index="19" component_pin="J2_44"/>
                <pin_map port_index="20" component_pin="J2_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2b_tri_t" dir="out" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_4"/>
                <pin_map port_index="1" component_pin="J2_8"/>
                <pin_map port_index="2" component_pin="J2_10"/>
                <pin_map port_index="3" component_pin="J2_12"/>
                <pin_map port_index="4" component_pin="J2_14"/>
                <pin_map port_index="5" component_pin="J2_16"/>
                <pin_map port_index="6" component_pin="J2_18"/>
                <pin_map port_index="7" component_pin="J2_20"/>
                <pin_map port_index="8" component_pin="J2_22"/>
                <pin_map port_index="9" component_pin="J2_24"/>
                <pin_map port_index="10" component_pin="J2_26"/>
                <pin_map port_index="11" component_pin="J2_28"/>
                <pin_map port_index="12" component_pin="J2_30"/>
                <pin_map port_index="13" component_pin="J2_32"/>
                <pin_map port_index="14" component_pin="J2_34"/>
                <pin_map port_index="15" component_pin="J2_36"/>
                <pin_map port_index="16" component_pin="J2_38"/>
                <pin_map port_index="17" component_pin="J2_40"/>
                <pin_map port_index="18" component_pin="J2_42"/>
                <pin_map port_index="19" component_pin="J2_44"/>
                <pin_map port_index="20" component_pin="J2_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2b_tri_i" dir="in" left="20" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_4"/>
                <pin_map port_index="1" component_pin="J2_8"/>
                <pin_map port_index="2" component_pin="J2_10"/>
                <pin_map port_index="3" component_pin="J2_12"/>
                <pin_map port_index="4" component_pin="J2_14"/>
                <pin_map port_index="5" component_pin="J2_16"/>
                <pin_map port_index="6" component_pin="J2_18"/>
                <pin_map port_index="7" component_pin="J2_20"/>
                <pin_map port_index="8" component_pin="J2_22"/>
                <pin_map port_index="9" component_pin="J2_24"/>
                <pin_map port_index="10" component_pin="J2_26"/>
                <pin_map port_index="11" component_pin="J2_28"/>
                <pin_map port_index="12" component_pin="J2_30"/>
                <pin_map port_index="13" component_pin="J2_32"/>
                <pin_map port_index="14" component_pin="J2_34"/>
                <pin_map port_index="15" component_pin="J2_36"/>
                <pin_map port_index="16" component_pin="J2_38"/>
                <pin_map port_index="17" component_pin="J2_40"/>
                <pin_map port_index="18" component_pin="J2_42"/>
                <pin_map port_index="19" component_pin="J2_44"/>
                <pin_map port_index="20" component_pin="J2_48"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
				
        <interface mode="master" name="asio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="asio" preset_proc="asio_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="asio_tri_o" dir="out" left="83" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_3"/>
                <pin_map port_index="1" component_pin="J1_7"/>
                <pin_map port_index="2" component_pin="J1_9"/>
                <pin_map port_index="3" component_pin="J1_11"/>
                <pin_map port_index="4" component_pin="J1_13"/>
                <pin_map port_index="5" component_pin="J1_15"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_29"/>
                <pin_map port_index="13" component_pin="J1_31"/>
                <pin_map port_index="14" component_pin="J1_33"/>
                <pin_map port_index="15" component_pin="J1_35"/>
                <pin_map port_index="16" component_pin="J1_37"/>
                <pin_map port_index="17" component_pin="J1_39"/>
                <pin_map port_index="18" component_pin="J1_41"/>
                <pin_map port_index="19" component_pin="J1_43"/>
                <pin_map port_index="20" component_pin="J1_47"/>
                <pin_map port_index="21" component_pin="J1_4"/>
                <pin_map port_index="22" component_pin="J1_8"/>
                <pin_map port_index="23" component_pin="J1_10"/>
                <pin_map port_index="24" component_pin="J1_12"/>
                <pin_map port_index="25" component_pin="J1_14"/>
                <pin_map port_index="26" component_pin="J1_16"/>
                <pin_map port_index="27" component_pin="J1_18"/>
                <pin_map port_index="28" component_pin="J1_20"/>
                <pin_map port_index="29" component_pin="J1_22"/>
                <pin_map port_index="30" component_pin="J1_24"/>
                <pin_map port_index="31" component_pin="J1_26"/>
                <pin_map port_index="32" component_pin="J1_28"/>
                <pin_map port_index="33" component_pin="J1_30"/>
                <pin_map port_index="34" component_pin="J1_32"/>
                <pin_map port_index="35" component_pin="J1_34"/>
                <pin_map port_index="36" component_pin="J1_36"/>
                <pin_map port_index="37" component_pin="J1_38"/>
                <pin_map port_index="38" component_pin="J1_40"/>
                <pin_map port_index="39" component_pin="J1_42"/>
                <pin_map port_index="40" component_pin="J1_44"/>
                <pin_map port_index="41" component_pin="J1_48"/>
                <pin_map port_index="42" component_pin="J2_3"/>
                <pin_map port_index="43" component_pin="J2_7"/>
                <pin_map port_index="44" component_pin="J2_9"/>
                <pin_map port_index="45" component_pin="J2_11"/>
                <pin_map port_index="46" component_pin="J2_13"/>
                <pin_map port_index="47" component_pin="J2_15"/>
                <pin_map port_index="48" component_pin="J2_17"/>
                <pin_map port_index="49" component_pin="J2_19"/>
                <pin_map port_index="50" component_pin="J2_21"/>
                <pin_map port_index="51" component_pin="J2_23"/>
                <pin_map port_index="52" component_pin="J2_25"/>
                <pin_map port_index="53" component_pin="J2_27"/>
                <pin_map port_index="54" component_pin="J2_29"/>
                <pin_map port_index="55" component_pin="J2_31"/>
                <pin_map port_index="56" component_pin="J2_33"/>
                <pin_map port_index="57" component_pin="J2_35"/>
                <pin_map port_index="58" component_pin="J2_37"/>
                <pin_map port_index="59" component_pin="J2_39"/>
                <pin_map port_index="60" component_pin="J2_41"/>
                <pin_map port_index="61" component_pin="J2_43"/>
                <pin_map port_index="62" component_pin="J2_47"/>
                <pin_map port_index="63" component_pin="J2_4"/>
                <pin_map port_index="64" component_pin="J2_8"/>
                <pin_map port_index="65" component_pin="J2_10"/>
                <pin_map port_index="66" component_pin="J2_12"/>
                <pin_map port_index="67" component_pin="J2_14"/>
                <pin_map port_index="68" component_pin="J2_16"/>
                <pin_map port_index="69" component_pin="J2_18"/>
                <pin_map port_index="70" component_pin="J2_20"/>
                <pin_map port_index="71" component_pin="J2_22"/>
                <pin_map port_index="72" component_pin="J2_24"/>
                <pin_map port_index="73" component_pin="J2_26"/>
                <pin_map port_index="74" component_pin="J2_28"/>
                <pin_map port_index="75" component_pin="J2_30"/>
                <pin_map port_index="76" component_pin="J2_32"/>
                <pin_map port_index="77" component_pin="J2_34"/>
                <pin_map port_index="78" component_pin="J2_36"/>
                <pin_map port_index="79" component_pin="J2_38"/>
                <pin_map port_index="80" component_pin="J2_40"/>
                <pin_map port_index="81" component_pin="J2_42"/>
                <pin_map port_index="82" component_pin="J2_44"/>
                <pin_map port_index="83" component_pin="J2_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="asio_tri_t" dir="out" left="83" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_3"/>
                <pin_map port_index="1" component_pin="J1_7"/>
                <pin_map port_index="2" component_pin="J1_9"/>
                <pin_map port_index="3" component_pin="J1_11"/>
                <pin_map port_index="4" component_pin="J1_13"/>
                <pin_map port_index="5" component_pin="J1_15"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_29"/>
                <pin_map port_index="13" component_pin="J1_31"/>
                <pin_map port_index="14" component_pin="J1_33"/>
                <pin_map port_index="15" component_pin="J1_35"/>
                <pin_map port_index="16" component_pin="J1_37"/>
                <pin_map port_index="17" component_pin="J1_39"/>
                <pin_map port_index="18" component_pin="J1_41"/>
                <pin_map port_index="19" component_pin="J1_43"/>
                <pin_map port_index="20" component_pin="J1_47"/>
                <pin_map port_index="21" component_pin="J1_4"/>
                <pin_map port_index="22" component_pin="J1_8"/>
                <pin_map port_index="23" component_pin="J1_10"/>
                <pin_map port_index="24" component_pin="J1_12"/>
                <pin_map port_index="25" component_pin="J1_14"/>
                <pin_map port_index="26" component_pin="J1_16"/>
                <pin_map port_index="27" component_pin="J1_18"/>
                <pin_map port_index="28" component_pin="J1_20"/>
                <pin_map port_index="29" component_pin="J1_22"/>
                <pin_map port_index="30" component_pin="J1_24"/>
                <pin_map port_index="31" component_pin="J1_26"/>
                <pin_map port_index="32" component_pin="J1_28"/>
                <pin_map port_index="33" component_pin="J1_30"/>
                <pin_map port_index="34" component_pin="J1_32"/>
                <pin_map port_index="35" component_pin="J1_34"/>
                <pin_map port_index="36" component_pin="J1_36"/>
                <pin_map port_index="37" component_pin="J1_38"/>
                <pin_map port_index="38" component_pin="J1_40"/>
                <pin_map port_index="39" component_pin="J1_42"/>
                <pin_map port_index="40" component_pin="J1_44"/>
                <pin_map port_index="41" component_pin="J1_48"/>
                <pin_map port_index="42" component_pin="J2_3"/>
                <pin_map port_index="43" component_pin="J2_7"/>
                <pin_map port_index="44" component_pin="J2_9"/>
                <pin_map port_index="45" component_pin="J2_11"/>
                <pin_map port_index="46" component_pin="J2_13"/>
                <pin_map port_index="47" component_pin="J2_15"/>
                <pin_map port_index="48" component_pin="J2_17"/>
                <pin_map port_index="49" component_pin="J2_19"/>
                <pin_map port_index="50" component_pin="J2_21"/>
                <pin_map port_index="51" component_pin="J2_23"/>
                <pin_map port_index="52" component_pin="J2_25"/>
                <pin_map port_index="53" component_pin="J2_27"/>
                <pin_map port_index="54" component_pin="J2_29"/>
                <pin_map port_index="55" component_pin="J2_31"/>
                <pin_map port_index="56" component_pin="J2_33"/>
                <pin_map port_index="57" component_pin="J2_35"/>
                <pin_map port_index="58" component_pin="J2_37"/>
                <pin_map port_index="59" component_pin="J2_39"/>
                <pin_map port_index="60" component_pin="J2_41"/>
                <pin_map port_index="61" component_pin="J2_43"/>
                <pin_map port_index="62" component_pin="J2_47"/>
                <pin_map port_index="63" component_pin="J2_4"/>
                <pin_map port_index="64" component_pin="J2_8"/>
                <pin_map port_index="65" component_pin="J2_10"/>
                <pin_map port_index="66" component_pin="J2_12"/>
                <pin_map port_index="67" component_pin="J2_14"/>
                <pin_map port_index="68" component_pin="J2_16"/>
                <pin_map port_index="69" component_pin="J2_18"/>
                <pin_map port_index="70" component_pin="J2_20"/>
                <pin_map port_index="71" component_pin="J2_22"/>
                <pin_map port_index="72" component_pin="J2_24"/>
                <pin_map port_index="73" component_pin="J2_26"/>
                <pin_map port_index="74" component_pin="J2_28"/>
                <pin_map port_index="75" component_pin="J2_30"/>
                <pin_map port_index="76" component_pin="J2_32"/>
                <pin_map port_index="77" component_pin="J2_34"/>
                <pin_map port_index="78" component_pin="J2_36"/>
                <pin_map port_index="79" component_pin="J2_38"/>
                <pin_map port_index="80" component_pin="J2_40"/>
                <pin_map port_index="81" component_pin="J2_42"/>
                <pin_map port_index="82" component_pin="J2_44"/>
                <pin_map port_index="83" component_pin="J2_48"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="asio_tri_i" dir="in" left="83" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_3"/>
                <pin_map port_index="1" component_pin="J1_7"/>
                <pin_map port_index="2" component_pin="J1_9"/>
                <pin_map port_index="3" component_pin="J1_11"/>
                <pin_map port_index="4" component_pin="J1_13"/>
                <pin_map port_index="5" component_pin="J1_15"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_29"/>
                <pin_map port_index="13" component_pin="J1_31"/>
                <pin_map port_index="14" component_pin="J1_33"/>
                <pin_map port_index="15" component_pin="J1_35"/>
                <pin_map port_index="16" component_pin="J1_37"/>
                <pin_map port_index="17" component_pin="J1_39"/>
                <pin_map port_index="18" component_pin="J1_41"/>
                <pin_map port_index="19" component_pin="J1_43"/>
                <pin_map port_index="20" component_pin="J1_47"/>
                <pin_map port_index="21" component_pin="J1_4"/>
                <pin_map port_index="22" component_pin="J1_8"/>
                <pin_map port_index="23" component_pin="J1_10"/>
                <pin_map port_index="24" component_pin="J1_12"/>
                <pin_map port_index="25" component_pin="J1_14"/>
                <pin_map port_index="26" component_pin="J1_16"/>
                <pin_map port_index="27" component_pin="J1_18"/>
                <pin_map port_index="28" component_pin="J1_20"/>
                <pin_map port_index="29" component_pin="J1_22"/>
                <pin_map port_index="30" component_pin="J1_24"/>
                <pin_map port_index="31" component_pin="J1_26"/>
                <pin_map port_index="32" component_pin="J1_28"/>
                <pin_map port_index="33" component_pin="J1_30"/>
                <pin_map port_index="34" component_pin="J1_32"/>
                <pin_map port_index="35" component_pin="J1_34"/>
                <pin_map port_index="36" component_pin="J1_36"/>
                <pin_map port_index="37" component_pin="J1_38"/>
                <pin_map port_index="38" component_pin="J1_40"/>
                <pin_map port_index="39" component_pin="J1_42"/>
                <pin_map port_index="40" component_pin="J1_44"/>
                <pin_map port_index="41" component_pin="J1_48"/>
                <pin_map port_index="42" component_pin="J2_3"/>
                <pin_map port_index="43" component_pin="J2_7"/>
                <pin_map port_index="44" component_pin="J2_9"/>
                <pin_map port_index="45" component_pin="J2_11"/>
                <pin_map port_index="46" component_pin="J2_13"/>
                <pin_map port_index="47" component_pin="J2_15"/>
                <pin_map port_index="48" component_pin="J2_17"/>
                <pin_map port_index="49" component_pin="J2_19"/>
                <pin_map port_index="50" component_pin="J2_21"/>
                <pin_map port_index="51" component_pin="J2_23"/>
                <pin_map port_index="52" component_pin="J2_25"/>
                <pin_map port_index="53" component_pin="J2_27"/>
                <pin_map port_index="54" component_pin="J2_29"/>
                <pin_map port_index="55" component_pin="J2_31"/>
                <pin_map port_index="56" component_pin="J2_33"/>
                <pin_map port_index="57" component_pin="J2_35"/>
                <pin_map port_index="58" component_pin="J2_37"/>
                <pin_map port_index="59" component_pin="J2_39"/>
                <pin_map port_index="60" component_pin="J2_41"/>
                <pin_map port_index="61" component_pin="J2_43"/>
                <pin_map port_index="62" component_pin="J2_47"/>
                <pin_map port_index="63" component_pin="J2_4"/>
                <pin_map port_index="64" component_pin="J2_8"/>
                <pin_map port_index="65" component_pin="J2_10"/>
                <pin_map port_index="66" component_pin="J2_12"/>
                <pin_map port_index="67" component_pin="J2_14"/>
                <pin_map port_index="68" component_pin="J2_16"/>
                <pin_map port_index="69" component_pin="J2_18"/>
                <pin_map port_index="70" component_pin="J2_20"/>
                <pin_map port_index="71" component_pin="J2_22"/>
                <pin_map port_index="72" component_pin="J2_24"/>
                <pin_map port_index="73" component_pin="J2_26"/>
                <pin_map port_index="74" component_pin="J2_28"/>
                <pin_map port_index="75" component_pin="J2_30"/>
                <pin_map port_index="76" component_pin="J2_32"/>
                <pin_map port_index="77" component_pin="J2_34"/>
                <pin_map port_index="78" component_pin="J2_36"/>
                <pin_map port_index="79" component_pin="J2_38"/>
                <pin_map port_index="80" component_pin="J2_40"/>
                <pin_map port_index="81" component_pin="J2_42"/>
                <pin_map port_index="82" component_pin="J2_44"/>
                <pin_map port_index="83" component_pin="J2_48"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="RESET" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="reset"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>				

      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="asio" display_name="ASIO GPIO" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>All Module B2B as single ASIO GPIO Port</description>
    </component>	
	
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>Active High</description>
    </component>
	
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
	
    <component name="uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" >
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>

    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q256A13ESF40G" vendor="Micron">
      <description>256 MB of nonvolatile storage that can be used for configuration or data storage</description>
    </component>
	
    <component name="sys_clock" display_name="system clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT8008AI" vendor="SiTime" spec_url="www.sitime.com">
      <description>100 MHz clock from SiT8008</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>

    <component name="led" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>system led und normal led</description>
    </component>

    <component name="p1a" display_name="J1:P1A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1a (21 bits) in J1</description>
    </component>
	
    <component name="p1b" display_name="J1:P1B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1b (21 bits) in J1</description>
    </component>	
	
    <component name="p2a" display_name="J2:P2A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2a (21 bits) in J2</description>
    </component>
	
    <component name="p2b" display_name="J2:P2B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2b (21 bits) in J2</description>
    </component>	

  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->

    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_uart" component1="part0" component2="uart">
      <connection_map name="part0_uart_1" c1_st_index="3" c1_end_index="4" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" c1_st_index="5" c1_end_index="9" c2_st_index="0" c2_end_index="4"/>
    </connection>

    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
      <connection_map name="part0_sys_clock_1" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_led" component1="part0" component2="led">
      <connection_map name="part0_led_1" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_p1a" component1="part0" component2="p1a">
      <connection_map name="part0_p1a_1" c1_st_index="30" c1_end_index="50" c2_st_index="0" c2_end_index="20"/>
    </connection>

    <connection name="part0_p1b" component1="part0" component2="p1b">
      <connection_map name="part0_p1b_1" c1_st_index="51" c1_end_index="71" c2_st_index="0" c2_end_index="20"/>
    </connection>

    <connection name="part0_p2a" component1="part0" component2="p2a">
      <connection_map name="part0_p2a_1" c1_st_index="72" c1_end_index="92" c2_st_index="0" c2_end_index="20"/>
    </connection>

    <connection name="part0_p2b" component1="part0" component2="p2b">
      <connection_map name="part0_p2b_1" c1_st_index="93" c1_end_index="113" c2_st_index="0" c2_end_index="20"/>
    </connection>

    <connection name="part0_asio" component1="part0" component2="asio">
      <connection_map name="part0_asio_1" c1_st_index="30" c1_end_index="113" c2_st_index="0" c2_end_index="83"/>
    </connection>
	
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="114" c1_end_index="114" c2_st_index="0" c2_end_index="0"/>
    </connection>	
	
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>