INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/sim/mb_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_7XQVZK
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1KGGRVS
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_SWOCXT
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1H7VOBD
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1W8QG7M
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_9GBDFU
INFO: [VRFC 10-311] analyzing module mb_design
INFO: [VRFC 10-311] analyzing module mb_design_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_UIMIJC
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_10TEBL8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.srcs/sim_1/new/mb_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_design_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_microblaze_0_0/sim/mb_design_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_0/sim/mb_design_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_1/sim/mb_design_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_2/sim/mb_design_axi_gpio_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_3/sim/mb_design_axi_gpio_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_4/sim/mb_design_axi_gpio_0_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_5/sim/mb_design_axi_gpio_0_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_axi_gpio_0_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_dlmb_v10_0/sim/mb_design_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_ilmb_v10_0/sim/mb_design_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_0/sim/mb_design_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_0/sim/mb_design_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_mdm_1_0/sim/mb_design_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Magda/Desktop/Projekt_SDUP/SDUP_Project/AXI/signal_acc/signal_acc.ip_user_files/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/sim/mb_design_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_design_rst_clk_wiz_1_100M_0'
