#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_000002b4c972a0a0 .scope module, "MIPS_TESTBENCH" "MIPS_TESTBENCH" 2 1;
 .timescale 0 0;
v000002b4c97d95e0_0 .var "clk", 0 0;
v000002b4c97d9680_0 .var/i "i", 31 0;
v000002b4c97d9720_0 .var "reset", 0 0;
S_000002b4c972a230 .scope module, "mips_dut" "MIPS" 2 8, 3 10 0, S_000002b4c972a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000002b4c9772190 .functor AND 1, v000002b4c9779350_0, v000002b4c9779990_0, C4<1>, C4<1>;
v000002b4c97d99a0_0 .net "ALUConOut", 2 0, v000002b4c97798f0_0;  1 drivers
v000002b4c97d9540_0 .net "ALUOp", 1 0, v000002b4c9778bd0_0;  1 drivers
v000002b4c97d80a0_0 .net "ALUSrc", 0 0, v000002b4c97783b0_0;  1 drivers
v000002b4c97d9d60_0 .net "ALU_out", 31 0, v000002b4c9778950_0;  1 drivers
v000002b4c97d9f40_0 .net "Branch", 0 0, v000002b4c9779990_0;  1 drivers
v000002b4c97d8140_0 .net "Jump", 0 0, v000002b4c9779210_0;  1 drivers
v000002b4c97d9b80_0 .net "MemToReg", 0 0, v000002b4c9779170_0;  1 drivers
v000002b4c97d8aa0_0 .net "MemWrite", 0 0, v000002b4c97786d0_0;  1 drivers
v000002b4c97d8a00_0 .net "RegDst", 0 0, v000002b4c9779a30_0;  1 drivers
v000002b4c97d8b40_0 .net "RegWrite", 0 0, v000002b4c9779b70_0;  1 drivers
v000002b4c97d8960_0 .net *"_ivl_15", 3 0, L_000002b4c97dae70;  1 drivers
v000002b4c97d8be0_0 .net "add_address_out", 31 0, L_000002b4c97dbeb0;  1 drivers
v000002b4c97d81e0_0 .net "add_pc4_out", 31 0, L_000002b4c97db230;  1 drivers
v000002b4c97d8280_0 .net "clk", 0 0, v000002b4c97d95e0_0;  1 drivers
v000002b4c97d9400_0 .net "data_mem_out", 31 0, L_000002b4c97726d0;  1 drivers
v000002b4c97d8c80_0 .net "funct", 5 0, L_000002b4c97db7d0;  1 drivers
v000002b4c97d88c0_0 .net "immediate", 15 0, L_000002b4c97db370;  1 drivers
v000002b4c97d9cc0_0 .net "instruction", 31 0, L_000002b4c9772200;  1 drivers
v000002b4c97d8d20_0 .net "jump_address", 31 0, L_000002b4c97dbf50;  1 drivers
v000002b4c97d8320_0 .net "mux_datamem_out", 31 0, L_000002b4c97dba50;  1 drivers
v000002b4c97d9a40_0 .net "mux_mainalu_out", 31 0, L_000002b4c97da650;  1 drivers
v000002b4c97d86e0_0 .net "mux_regbank_out", 4 0, L_000002b4c97da150;  1 drivers
v000002b4c97d8dc0_0 .net "opcode", 5 0, L_000002b4c97da470;  1 drivers
v000002b4c97d8460_0 .net "pcout", 31 0, v000002b4c97d3cf0_0;  1 drivers
v000002b4c97d8500_0 .net "rd", 4 0, L_000002b4c97dadd0;  1 drivers
v000002b4c97d85a0_0 .net "rd1", 31 0, L_000002b4c97db690;  1 drivers
v000002b4c97d8640_0 .net "rd2", 31 0, L_000002b4c97da330;  1 drivers
v000002b4c97d8780_0 .net "reset", 0 0, v000002b4c97d9720_0;  1 drivers
v000002b4c97d8820_0 .net "rs", 4 0, L_000002b4c97da3d0;  1 drivers
v000002b4c97d8e60_0 .net "rt", 4 0, L_000002b4c97daab0;  1 drivers
v000002b4c97d8fa0_0 .net "sel_mux_1", 0 0, L_000002b4c9772190;  1 drivers
v000002b4c97d9040_0 .net "sel_mux_1_out", 31 0, L_000002b4c97dab50;  1 drivers
v000002b4c97d9ae0_0 .net "sel_mux_2_out", 31 0, L_000002b4c97dabf0;  1 drivers
v000002b4c97d90e0_0 .net "shift_adder_out", 31 0, L_000002b4c97daa10;  1 drivers
v000002b4c97d9180_0 .net "shift_jump_out", 27 0, L_000002b4c97db910;  1 drivers
v000002b4c97d97c0_0 .net "sign_ex_out", 31 0, L_000002b4c97da830;  1 drivers
v000002b4c97d94a0_0 .net "zeroflag", 0 0, v000002b4c9779350_0;  1 drivers
L_000002b4c97da470 .part L_000002b4c9772200, 26, 6;
L_000002b4c97da3d0 .part L_000002b4c9772200, 21, 5;
L_000002b4c97daab0 .part L_000002b4c9772200, 16, 5;
L_000002b4c97dadd0 .part L_000002b4c9772200, 11, 5;
L_000002b4c97db370 .part L_000002b4c9772200, 0, 16;
L_000002b4c97db7d0 .part L_000002b4c9772200, 0, 6;
L_000002b4c97dae70 .part L_000002b4c97db230, 28, 4;
L_000002b4c97dbf50 .concat [ 28 4 0 0], L_000002b4c97db910, L_000002b4c97dae70;
L_000002b4c97da970 .part L_000002b4c9772200, 0, 26;
S_000002b4c972c620 .scope module, "add_address" "ADDER" 3 94, 4 5 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v000002b4c9778f90_0 .net/s "dout", 31 0, L_000002b4c97dbeb0;  alias, 1 drivers
v000002b4c97795d0_0 .net/s "op1", 31 0, L_000002b4c97daa10;  alias, 1 drivers
v000002b4c9778c70_0 .net/s "op2", 31 0, L_000002b4c97db230;  alias, 1 drivers
L_000002b4c97dbeb0 .arith/sum 32, L_000002b4c97daa10, L_000002b4c97db230;
S_000002b4c972c7b0 .scope module, "add_pc4" "ADDER" 3 89, 4 5 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v000002b4c9778a90_0 .net/s "dout", 31 0, L_000002b4c97db230;  alias, 1 drivers
v000002b4c9779530_0 .net/s "op1", 31 0, v000002b4c97d3cf0_0;  alias, 1 drivers
L_000002b4c9830358 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002b4c97790d0_0 .net/s "op2", 31 0, L_000002b4c9830358;  1 drivers
L_000002b4c97db230 .arith/sum 32, v000002b4c97d3cf0_0, L_000002b4c9830358;
S_000002b4c97415f0 .scope module, "alu_con" "ALUDEC" 3 87, 5 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000002b4c97798f0_0 .var "alucontrol", 2 0;
v000002b4c9778590_0 .net "aluop", 1 0, v000002b4c9778bd0_0;  alias, 1 drivers
v000002b4c9777f50_0 .net "funct", 5 0, L_000002b4c97db7d0;  alias, 1 drivers
E_000002b4c97669d0 .event anyedge, v000002b4c9778590_0, v000002b4c9777f50_0;
S_000002b4c9741780 .scope module, "con_unit" "CONTROL_UNIT" 3 75, 6 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
v000002b4c9778bd0_0 .var "ALUOp", 1 0;
v000002b4c97783b0_0 .var "ALUSrc", 0 0;
v000002b4c9779990_0 .var "Branch", 0 0;
v000002b4c9779210_0 .var "Jump", 0 0;
v000002b4c97786d0_0 .var "MemWrite", 0 0;
v000002b4c9779170_0 .var "MemtoReg", 0 0;
v000002b4c9779a30_0 .var "RegDst", 0 0;
v000002b4c9779b70_0 .var "RegWrite", 0 0;
v000002b4c9779710_0 .net "opcode", 5 0, L_000002b4c97da470;  alias, 1 drivers
E_000002b4c9766bd0 .event anyedge, v000002b4c9779710_0;
S_000002b4c973d360 .scope module, "dat_mem" "DATA_MEMORY" 3 83, 7 13 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "din";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
L_000002b4c97726d0 .functor BUFZ 32, L_000002b4c97dbc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b4c9778630_0 .net *"_ivl_0", 31 0, L_000002b4c97dbc30;  1 drivers
v000002b4c9778770_0 .net *"_ivl_2", 31 0, L_000002b4c97db9b0;  1 drivers
v000002b4c9778ef0_0 .net *"_ivl_4", 29 0, L_000002b4c97da5b0;  1 drivers
L_000002b4c9830310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c9779ad0_0 .net *"_ivl_6", 1 0, L_000002b4c9830310;  1 drivers
v000002b4c9777eb0_0 .net "clk", 0 0, v000002b4c97d95e0_0;  alias, 1 drivers
v000002b4c9777ff0_0 .net "din", 31 0, v000002b4c9778950_0;  alias, 1 drivers
v000002b4c9778b30_0 .net "dout", 31 0, L_000002b4c97726d0;  alias, 1 drivers
v000002b4c9778810 .array "mem", 255 0, 31 0;
v000002b4c97781d0_0 .net "wd", 31 0, L_000002b4c97da330;  alias, 1 drivers
v000002b4c9779c10_0 .net "we", 0 0, v000002b4c97786d0_0;  alias, 1 drivers
E_000002b4c9767190 .event posedge, v000002b4c9777eb0_0;
L_000002b4c97dbc30 .array/port v000002b4c9778810, L_000002b4c97db9b0;
L_000002b4c97da5b0 .part v000002b4c9778950_0, 2, 30;
L_000002b4c97db9b0 .concat [ 30 2 0 0], L_000002b4c97da5b0, L_000002b4c9830310;
S_000002b4c973d4f0 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 3 72, 7 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000002b4c9772200 .functor BUFZ 32, L_000002b4c97da790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b4c9777d70_0 .net *"_ivl_0", 31 0, L_000002b4c97da790;  1 drivers
v000002b4c9778450_0 .net *"_ivl_2", 31 0, L_000002b4c97db410;  1 drivers
v000002b4c9778270_0 .net *"_ivl_4", 29 0, L_000002b4c97da0b0;  1 drivers
L_000002b4c9830088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c9779670_0 .net *"_ivl_6", 1 0, L_000002b4c9830088;  1 drivers
v000002b4c9778310_0 .net "addr", 31 0, v000002b4c97d3cf0_0;  alias, 1 drivers
v000002b4c97792b0_0 .net "instr", 31 0, L_000002b4c9772200;  alias, 1 drivers
v000002b4c9778d10 .array "mem", 255 0, 31 0;
L_000002b4c97da790 .array/port v000002b4c9778d10, L_000002b4c97db410;
L_000002b4c97da0b0 .part v000002b4c97d3cf0_0, 2, 30;
L_000002b4c97db410 .concat [ 30 2 0 0], L_000002b4c97da0b0, L_000002b4c9830088;
S_000002b4c973f8a0 .scope module, "mainalu" "ALU" 3 81, 8 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000002b4c97788b0_0 .net "ALUControl", 2 0, v000002b4c97798f0_0;  alias, 1 drivers
v000002b4c9778950_0 .var "ALUResult", 31 0;
v000002b4c9778db0_0 .net "SrcA", 31 0, L_000002b4c97db690;  alias, 1 drivers
v000002b4c9778e50_0 .net "SrcB", 31 0, L_000002b4c97da650;  alias, 1 drivers
v000002b4c9779350_0 .var "Zero", 0 0;
E_000002b4c9766f50 .event anyedge, v000002b4c97798f0_0, v000002b4c9778db0_0, v000002b4c9778e50_0;
S_000002b4c973fa30 .scope module, "mux_adder_1" "MUX_32BIT" 3 97, 9 10 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000002b4c97793f0_0 .net "dout", 31 0, L_000002b4c97dab50;  alias, 1 drivers
v000002b4c9779490_0 .net "in1", 31 0, L_000002b4c97db230;  alias, 1 drivers
v000002b4c9779850_0 .net "in2", 31 0, L_000002b4c97dbeb0;  alias, 1 drivers
v000002b4c976ba80_0 .net "sel", 0 0, L_000002b4c9772190;  alias, 1 drivers
L_000002b4c97dab50 .functor MUXZ 32, L_000002b4c97db230, L_000002b4c97dbeb0, L_000002b4c9772190, C4<>;
S_000002b4c9758da0 .scope module, "mux_adder_2" "MUX_32BIT" 3 99, 9 10 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000002b4c97d3070_0 .net "dout", 31 0, L_000002b4c97dabf0;  alias, 1 drivers
v000002b4c97d3110_0 .net "in1", 31 0, L_000002b4c97dab50;  alias, 1 drivers
v000002b4c97d43d0_0 .net "in2", 31 0, L_000002b4c97dbf50;  alias, 1 drivers
v000002b4c97d3b10_0 .net "sel", 0 0, v000002b4c9779210_0;  alias, 1 drivers
L_000002b4c97dabf0 .functor MUXZ 32, L_000002b4c97dab50, L_000002b4c97dbf50, v000002b4c9779210_0, C4<>;
S_000002b4c9758f30 .scope module, "mux_data_mem" "MUX_32BIT" 3 84, 9 10 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000002b4c97d4150_0 .net "dout", 31 0, L_000002b4c97dba50;  alias, 1 drivers
v000002b4c97d4b50_0 .net "in1", 31 0, v000002b4c9778950_0;  alias, 1 drivers
v000002b4c97d3c50_0 .net "in2", 31 0, L_000002b4c97726d0;  alias, 1 drivers
v000002b4c97d3930_0 .net "sel", 0 0, v000002b4c9779170_0;  alias, 1 drivers
L_000002b4c97dba50 .functor MUXZ 32, v000002b4c9778950_0, L_000002b4c97726d0, v000002b4c9779170_0, C4<>;
S_000002b4c9745bc0 .scope module, "mux_main_alu" "MUX_32BIT" 3 80, 9 10 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000002b4c97d4830_0 .net "dout", 31 0, L_000002b4c97da650;  alias, 1 drivers
v000002b4c97d3f70_0 .net "in1", 31 0, L_000002b4c97da330;  alias, 1 drivers
v000002b4c97d4290_0 .net "in2", 31 0, L_000002b4c97da830;  alias, 1 drivers
v000002b4c97d40b0_0 .net "sel", 0 0, v000002b4c97783b0_0;  alias, 1 drivers
L_000002b4c97da650 .functor MUXZ 32, L_000002b4c97da330, L_000002b4c97da830, v000002b4c97783b0_0, C4<>;
S_000002b4c9745d50 .scope module, "mux_reg_bank" "MUX_5BIT" 3 77, 9 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "dout";
v000002b4c97d3d90_0 .net "dout", 4 0, L_000002b4c97da150;  alias, 1 drivers
v000002b4c97d39d0_0 .net "in1", 4 0, L_000002b4c97daab0;  alias, 1 drivers
v000002b4c97d3a70_0 .net "in2", 4 0, L_000002b4c97dadd0;  alias, 1 drivers
v000002b4c97d4330_0 .net "sel", 0 0, v000002b4c9779a30_0;  alias, 1 drivers
L_000002b4c97da150 .functor MUXZ 5, L_000002b4c97daab0, L_000002b4c97dadd0, v000002b4c9779a30_0, C4<>;
S_000002b4c9738430 .scope module, "prog_counter" "PC" 3 71, 10 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "dout";
v000002b4c97d4010_0 .net "clk", 0 0, v000002b4c97d95e0_0;  alias, 1 drivers
v000002b4c97d3cf0_0 .var "dout", 31 0;
v000002b4c97d4470_0 .net "in", 31 0, L_000002b4c97dabf0;  alias, 1 drivers
v000002b4c97d4510_0 .net "reset", 0 0, v000002b4c97d9720_0;  alias, 1 drivers
E_000002b4c9767410 .event posedge, v000002b4c97d4510_0, v000002b4c9777eb0_0;
S_000002b4c97385c0 .scope module, "reg_bank" "REGISTER_BANK" 3 78, 11 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a1";
    .port_info 1 /INPUT 5 "a2";
    .port_info 2 /INPUT 5 "a3";
    .port_info 3 /INPUT 32 "wd3";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000002b4c97d3e30_0 .net *"_ivl_0", 31 0, L_000002b4c97dbcd0;  1 drivers
v000002b4c97d3610_0 .net *"_ivl_10", 6 0, L_000002b4c97dbb90;  1 drivers
L_000002b4c9830160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c97d45b0_0 .net *"_ivl_13", 1 0, L_000002b4c9830160;  1 drivers
L_000002b4c98301a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4c97d3250_0 .net/2u *"_ivl_14", 31 0, L_000002b4c98301a8;  1 drivers
v000002b4c97d3bb0_0 .net *"_ivl_18", 31 0, L_000002b4c97da510;  1 drivers
L_000002b4c98301f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4c97d3890_0 .net *"_ivl_21", 26 0, L_000002b4c98301f0;  1 drivers
L_000002b4c9830238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4c97d32f0_0 .net/2u *"_ivl_22", 31 0, L_000002b4c9830238;  1 drivers
v000002b4c97d4bf0_0 .net *"_ivl_24", 0 0, L_000002b4c97da1f0;  1 drivers
v000002b4c97d4c90_0 .net *"_ivl_26", 31 0, L_000002b4c97da290;  1 drivers
v000002b4c97d3430_0 .net *"_ivl_28", 6 0, L_000002b4c97dac90;  1 drivers
L_000002b4c98300d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4c97d4d30_0 .net *"_ivl_3", 26 0, L_000002b4c98300d0;  1 drivers
L_000002b4c9830280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c97d48d0_0 .net *"_ivl_31", 1 0, L_000002b4c9830280;  1 drivers
L_000002b4c98302c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4c97d4dd0_0 .net/2u *"_ivl_32", 31 0, L_000002b4c98302c8;  1 drivers
L_000002b4c9830118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4c97d3ed0_0 .net/2u *"_ivl_4", 31 0, L_000002b4c9830118;  1 drivers
v000002b4c97d41f0_0 .net *"_ivl_6", 0 0, L_000002b4c97db4b0;  1 drivers
v000002b4c97d4650_0 .net *"_ivl_8", 31 0, L_000002b4c97daf10;  1 drivers
v000002b4c97d46f0_0 .net "a1", 4 0, L_000002b4c97da3d0;  alias, 1 drivers
v000002b4c97d4e70_0 .net "a2", 4 0, L_000002b4c97daab0;  alias, 1 drivers
v000002b4c97d4f10_0 .net "a3", 4 0, L_000002b4c97da150;  alias, 1 drivers
v000002b4c97d4790_0 .net "clk", 0 0, v000002b4c97d95e0_0;  alias, 1 drivers
v000002b4c97d4970_0 .var/i "i", 31 0;
v000002b4c97d4a10_0 .net "rd1", 31 0, L_000002b4c97db690;  alias, 1 drivers
v000002b4c97d31b0_0 .net "rd2", 31 0, L_000002b4c97da330;  alias, 1 drivers
v000002b4c97d4ab0 .array "registers", 31 0, 31 0;
v000002b4c97d3390_0 .net "wd3", 31 0, L_000002b4c97dba50;  alias, 1 drivers
v000002b4c97d34d0_0 .net "we3", 0 0, v000002b4c9779b70_0;  alias, 1 drivers
L_000002b4c97dbcd0 .concat [ 5 27 0 0], L_000002b4c97da3d0, L_000002b4c98300d0;
L_000002b4c97db4b0 .cmp/ne 32, L_000002b4c97dbcd0, L_000002b4c9830118;
L_000002b4c97daf10 .array/port v000002b4c97d4ab0, L_000002b4c97dbb90;
L_000002b4c97dbb90 .concat [ 5 2 0 0], L_000002b4c97da3d0, L_000002b4c9830160;
L_000002b4c97db690 .functor MUXZ 32, L_000002b4c98301a8, L_000002b4c97daf10, L_000002b4c97db4b0, C4<>;
L_000002b4c97da510 .concat [ 5 27 0 0], L_000002b4c97daab0, L_000002b4c98301f0;
L_000002b4c97da1f0 .cmp/ne 32, L_000002b4c97da510, L_000002b4c9830238;
L_000002b4c97da290 .array/port v000002b4c97d4ab0, L_000002b4c97dac90;
L_000002b4c97dac90 .concat [ 5 2 0 0], L_000002b4c97daab0, L_000002b4c9830280;
L_000002b4c97da330 .functor MUXZ 32, L_000002b4c98302c8, L_000002b4c97da290, L_000002b4c97da1f0, C4<>;
S_000002b4c973a180 .scope module, "shift_adder" "SHIFTER" 3 95, 4 9 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "dout";
P_000002b4c977d620 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
P_000002b4c977d658 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
v000002b4c97d3570_0 .net *"_ivl_2", 29 0, L_000002b4c97dad30;  1 drivers
L_000002b4c9830430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c97d36b0_0 .net *"_ivl_4", 1 0, L_000002b4c9830430;  1 drivers
v000002b4c97d3750_0 .net "dout", 31 0, L_000002b4c97daa10;  alias, 1 drivers
v000002b4c97d37f0_0 .net "in", 31 0, L_000002b4c97da830;  alias, 1 drivers
L_000002b4c97dad30 .part L_000002b4c97da830, 0, 30;
L_000002b4c97daa10 .concat [ 2 30 0 0], L_000002b4c9830430, L_000002b4c97dad30;
S_000002b4c97d76d0 .scope module, "shift_jump" "SHIFTER" 3 92, 4 9 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "dout";
P_000002b4c977dca0 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000011010>;
P_000002b4c977dcd8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000011100>;
v000002b4c97d9220_0 .net *"_ivl_0", 27 0, L_000002b4c97da8d0;  1 drivers
L_000002b4c98303a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c97d9e00_0 .net *"_ivl_3", 1 0, L_000002b4c98303a0;  1 drivers
v000002b4c97d9860_0 .net *"_ivl_6", 25 0, L_000002b4c97dafb0;  1 drivers
L_000002b4c98303e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4c97d9360_0 .net *"_ivl_8", 1 0, L_000002b4c98303e8;  1 drivers
v000002b4c97d92c0_0 .net "dout", 27 0, L_000002b4c97db910;  alias, 1 drivers
v000002b4c97d9ea0_0 .net "in", 25 0, L_000002b4c97da970;  1 drivers
L_000002b4c97da8d0 .concat [ 26 2 0 0], L_000002b4c97da970, L_000002b4c98303a0;
L_000002b4c97dafb0 .part L_000002b4c97da8d0, 0, 26;
L_000002b4c97db910 .concat [ 2 26 0 0], L_000002b4c98303e8, L_000002b4c97dafb0;
S_000002b4c97d73b0 .scope module, "sign_ex" "SIGN_EXTEND" 3 86, 4 1 0, S_000002b4c972a230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 32 "dout";
v000002b4c97d9c20_0 .net *"_ivl_1", 0 0, L_000002b4c97da6f0;  1 drivers
v000002b4c97d9900_0 .net *"_ivl_2", 15 0, L_000002b4c97dbaf0;  1 drivers
v000002b4c97d83c0_0 .net "din", 15 0, L_000002b4c97db370;  alias, 1 drivers
v000002b4c97d8f00_0 .net "dout", 31 0, L_000002b4c97da830;  alias, 1 drivers
L_000002b4c97da6f0 .part L_000002b4c97db370, 15, 1;
LS_000002b4c97dbaf0_0_0 .concat [ 1 1 1 1], L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0;
LS_000002b4c97dbaf0_0_4 .concat [ 1 1 1 1], L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0;
LS_000002b4c97dbaf0_0_8 .concat [ 1 1 1 1], L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0;
LS_000002b4c97dbaf0_0_12 .concat [ 1 1 1 1], L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0, L_000002b4c97da6f0;
L_000002b4c97dbaf0 .concat [ 4 4 4 4], LS_000002b4c97dbaf0_0_0, LS_000002b4c97dbaf0_0_4, LS_000002b4c97dbaf0_0_8, LS_000002b4c97dbaf0_0_12;
L_000002b4c97da830 .concat [ 16 16 0 0], L_000002b4c97db370, L_000002b4c97dbaf0;
    .scope S_000002b4c9738430;
T_0 ;
    %wait E_000002b4c9767410;
    %load/vec4 v000002b4c97d4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b4c97d3cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b4c97d4470_0;
    %assign/vec4 v000002b4c97d3cf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b4c973d4f0;
T_1 ;
    %vpi_call 7 7 "$readmemb", "instr.txt", v000002b4c9778d10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002b4c9741780;
T_2 ;
    %wait E_000002b4c9766bd0;
    %load/vec4 v000002b4c9779710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779210_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002b4c9778bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97783b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779b70_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b4c9778bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c97783b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779b70_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b4c9778bd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c97786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c97783b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779b70_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779210_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002b4c9778bd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97783b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779b70_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b4c9778bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c97783b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779b70_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c9779210_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002b4c9778bd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97786d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779990_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c97783b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c9779b70_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002b4c97385c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4c97d4970_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002b4c97d4970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002b4c97d4970_0;
    %store/vec4a v000002b4c97d4ab0, 4, 0;
    %load/vec4 v000002b4c97d4970_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4c97d4970_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000002b4c97385c0;
T_4 ;
    %wait E_000002b4c9767190;
    %load/vec4 v000002b4c97d34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002b4c97d4f10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v000002b4c97d3390_0;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %load/vec4 v000002b4c97d4f10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002b4c97d4ab0, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b4c973f8a0;
T_5 ;
    %wait E_000002b4c9766f50;
    %load/vec4 v000002b4c97788b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000002b4c9779350_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002b4c9778950_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000002b4c9778db0_0;
    %load/vec4 v000002b4c9778e50_0;
    %add;
    %store/vec4 v000002b4c9778950_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000002b4c9778db0_0;
    %load/vec4 v000002b4c9778e50_0;
    %sub;
    %store/vec4 v000002b4c9778950_0, 0, 32;
    %load/vec4 v000002b4c9778db0_0;
    %load/vec4 v000002b4c9778e50_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 1;
    %store/vec4 v000002b4c9779350_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002b4c9778db0_0;
    %load/vec4 v000002b4c9778e50_0;
    %and;
    %store/vec4 v000002b4c9778950_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002b4c9778db0_0;
    %load/vec4 v000002b4c9778e50_0;
    %or;
    %store/vec4 v000002b4c9778950_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002b4c9778db0_0;
    %load/vec4 v000002b4c9778e50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v000002b4c9778950_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002b4c973d360;
T_6 ;
    %wait E_000002b4c9767190;
    %load/vec4 v000002b4c9779c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002b4c97781d0_0;
    %load/vec4 v000002b4c9777ff0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v000002b4c9778810, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b4c97415f0;
T_7 ;
    %wait E_000002b4c97669d0;
    %load/vec4 v000002b4c9778590_0;
    %load/vec4 v000002b4c9777f50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 224, 64, 8;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 226, 64, 8;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 228, 64, 8;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 229, 64, 8;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 234, 64, 8;
    %cmp/x;
    %jmp/1 T_7.6, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002b4c97798f0_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002b4c972a0a0;
T_8 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97d95e0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000002b4c97d95e0_0;
    %inv;
    %store/vec4 v000002b4c97d95e0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000002b4c972a0a0;
T_9 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002b4c972a0a0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4c97d9680_0, 0, 32;
T_10.0 ;
    %load/vec4 v000002b4c97d9680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002b4c97d4ab0, v000002b4c97d9680_0 > {0 0 0};
    %load/vec4 v000002b4c97d9680_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4c97d9680_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4c97d9680_0, 0, 32;
T_10.2 ;
    %load/vec4 v000002b4c97d9680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002b4c9778810, v000002b4c97d9680_0 > {0 0 0};
    %load/vec4 v000002b4c97d9680_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4c97d9680_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8820_0 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8500_0 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8e60_0 {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8320_0 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9ae0_0 {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8460_0 {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9040_0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8be0_0 {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8d20_0 {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d94a0_0 {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8dc0_0 {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8c80_0 {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d99a0_0 {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9540_0 {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9cc0_0 {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8a00_0 {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8140_0 {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9f40_0 {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9b80_0 {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d80a0_0 {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8aa0_0 {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d8b40_0 {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000001, v000002b4c97d9540_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002b4c972a0a0;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4c97d9720_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4c97d9720_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./bit_operations.sv";
    "./ALUDec.sv";
    "./control_unit.sv";
    "./memory.sv";
    "./ALU.sv";
    "./mux.sv";
    "./pc.sv";
    "./register_file.sv";
