TimeQuest Timing Analyzer report for Conf_Control
Fri May 20 19:50:00 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; Conf_Control                                                     ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C7                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; CLOCK_50                                                  ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                             ; { CLOCK_50 }                                                  ;
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2170.140 ; 0.46 MHz  ; 0.000 ; 1085.070 ; 50.00      ; 7704      ; 71          ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_test_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-----------------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 293.43 MHz ; 293.43 MHz      ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+-----------------------------------------------------------+----------+---------------+
; Clock                                                     ; Slack    ; End Point TNS ;
+-----------------------------------------------------------+----------+---------------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2166.732 ; 0.000         ;
+-----------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+----------+---------------+
; Clock                                                     ; Slack    ; End Point TNS ;
+-----------------------------------------------------------+----------+---------------+
; CLOCK_50                                                  ; 9.891    ; 0.000         ;
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 1084.781 ; 0.000         ;
+-----------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2166.732 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.exit    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.070     ; 3.336      ;
; 2166.744 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.073     ; 3.321      ;
; 2166.745 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 3.312      ;
; 2166.873 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 3.184      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.935 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 3.118      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2166.986 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 3.072      ;
; 2167.041 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.084     ; 3.013      ;
; 2167.106 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.947      ;
; 2167.112 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.945      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.116 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.937      ;
; 2167.120 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.938      ;
; 2167.129 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.924      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.137 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.921      ;
; 2167.233 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.820      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.803      ;
; 2167.257 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.800      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.267 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.791      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.286 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.772      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.298 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.760      ;
; 2167.299 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.758      ;
; 2167.300 ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.write ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.753      ;
; 2167.375 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.682      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.653      ;
; 2167.410 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.085     ; 2.643      ;
; 2167.412 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.645      ;
; 2167.429 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.628      ;
; 2167.444 ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.613      ;
; 2167.449 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.609      ;
; 2167.526 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.531      ;
; 2167.539 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.518      ;
; 2167.544 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.513      ;
; 2167.544 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.513      ;
; 2167.567 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.490      ;
; 2167.567 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.490      ;
; 2167.567 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.490      ;
; 2167.567 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.081     ; 2.490      ;
; 2167.580 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.478      ;
; 2167.580 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.478      ;
; 2167.580 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.478      ;
; 2167.580 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.080     ; 2.478      ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[2]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[2]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[2]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[2]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[0]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][1]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][1]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][6]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][6]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][5]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][5]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.434 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][4]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][5]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][6]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][3]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][4]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][2]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][2]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][3]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][0]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.707      ;
; 0.441 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.707      ;
; 0.441 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load     ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.448 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.715      ;
; 0.450 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.exit     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.idle_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.idle_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.load     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][5]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][7]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][3]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.725      ;
; 0.499 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.766      ;
; 0.500 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.767      ;
; 0.501 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.768      ;
; 0.502 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[3]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.769      ;
; 0.528 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.528 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.shift    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.536 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.551 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.559 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.582 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.load     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.write    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.583 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_tx[10][7]              ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.586 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_tx[10][3]              ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.854      ;
; 0.588 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 320.92 MHz ; 320.92 MHz      ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-----------------------------------------------------------+----------+---------------+
; Clock                                                     ; Slack    ; End Point TNS ;
+-----------------------------------------------------------+----------+---------------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2167.024 ; 0.000         ;
+-----------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-----------------------------------------------------------+----------+---------------+
; Clock                                                     ; Slack    ; End Point TNS ;
+-----------------------------------------------------------+----------+---------------+
; CLOCK_50                                                  ; 9.887    ; 0.000         ;
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 1084.780 ; 0.000         ;
+-----------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2167.024 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 3.043      ;
; 2167.035 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.exit    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.062     ; 3.042      ;
; 2167.039 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.064     ; 3.036      ;
; 2167.111 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.956      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.200 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.864      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.237 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.831      ;
; 2167.319 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.076     ; 2.744      ;
; 2167.320 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.747      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.355 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.709      ;
; 2167.422 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.646      ;
; 2167.423 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.641      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.430 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.638      ;
; 2167.441 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.623      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.479 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.585      ;
; 2167.498 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.569      ;
; 2167.513 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.554      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.518 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.550      ;
; 2167.531 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.533      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.550 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.518      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.557 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.511      ;
; 2167.585 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.482      ;
; 2167.592 ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.write ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.077     ; 2.470      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.646 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.422      ;
; 2167.665 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.073     ; 2.401      ;
; 2167.691 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.075     ; 2.373      ;
; 2167.693 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.374      ;
; 2167.718 ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.349      ;
; 2167.721 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.347      ;
; 2167.758 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.073     ; 2.308      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.071     ; 2.297      ;
; 2167.781 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.286      ;
; 2167.781 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.073     ; 2.285      ;
; 2167.794 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.072     ; 2.273      ;
; 2167.809 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.073     ; 2.257      ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.353 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[2]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[2]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[2]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[2]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[0]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.395 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][1]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][1]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][6]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][6]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][5]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][5]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load     ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][4]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][5]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][6]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][3]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][3]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][2]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][2]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][4]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][0]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.406 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.650      ;
; 0.407 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.exit     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.idle_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.408 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.idle_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.load     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.653      ;
; 0.414 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.415 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][5]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][3]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][7]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.460 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.703      ;
; 0.460 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.703      ;
; 0.461 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.704      ;
; 0.462 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[3]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.705      ;
; 0.477 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.shift    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.720      ;
; 0.478 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.721      ;
; 0.492 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.506 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.749      ;
; 0.508 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.512 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.534 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.load     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.write    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.777      ;
; 0.542 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_tx[10][7]              ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.544 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_tx[10][3]              ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.788      ;
; 0.544 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.787      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-----------------------------------------------------------+----------+---------------+
; Clock                                                     ; Slack    ; End Point TNS ;
+-----------------------------------------------------------+----------+---------------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2168.471 ; 0.000         ;
+-----------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-----------------------------------------------------------+----------+---------------+
; Clock                                                     ; Slack    ; End Point TNS ;
+-----------------------------------------------------------+----------+---------------+
; CLOCK_50                                                  ; 9.574    ; 0.000         ;
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 1084.851 ; 0.000         ;
+-----------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                 ; To Node                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2168.471 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.039     ; 1.617      ;
; 2168.471 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.614      ;
; 2168.482 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.603      ;
; 2168.488 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.exit    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.037     ; 1.602      ;
; 2168.585 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.500      ;
; 2168.589 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.043     ; 1.495      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.607 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.476      ;
; 2168.616 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.467      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.620 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.465      ;
; 2168.629 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.454      ;
; 2168.648 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.437      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.660 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.425      ;
; 2168.686 ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.write ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.043     ; 1.398      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.687 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.396      ;
; 2168.701 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.384      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.716 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.369      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.726 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.359      ;
; 2168.737 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.348      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.753 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.330      ;
; 2168.770 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.044     ; 1.313      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.771 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.314      ;
; 2168.774 ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.rest  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.311      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.792 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.293      ;
; 2168.816 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.269      ;
; 2168.826 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.259      ;
; 2168.838 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.247      ;
; 2168.840 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.read  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.245      ;
; 2168.847 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load    ; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state.idle  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.041     ; 1.239      ;
; 2168.856 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxrdy_r   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.043     ; 1.228      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.875 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.210      ;
; 2168.878 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.207      ;
; 2168.880 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2170.140     ; -0.042     ; 1.205      ;
+----------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.181 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[2]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[2]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[2]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[2]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][1]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][1]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[0]       ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][5]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][5]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][6]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][6]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[2] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][5]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][7]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][6]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][4]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][3]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[6][2]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][2]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][4]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[0] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][3]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][0]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[3]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.199 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][1]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][5]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[6][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][2]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][2]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][0]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][0]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][5]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][5]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][7]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][7]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][7]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[2][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[3][6]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][3]              ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[8][3]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[9][3]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[4][4]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[5][4]               ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxbit_r    ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.load     ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.start    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.206 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.208 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.exit     ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.idle_r   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.idle_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.load     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.209 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.225 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[1]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.351      ;
; 0.226 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.idle_w   ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.352      ;
; 0.227 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.353      ;
; 0.228 ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state.shift    ; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[3]       ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.354      ;
; 0.247 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.rest     ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[2] ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[1] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.377      ;
; 0.254 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state.shift    ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.256 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_txcrun_r   ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ; CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]  ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[10][4]              ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[10][4]            ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[1][6]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[1][6]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.383      ;
; 0.259 ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_rx[7][1]               ; CONF_CONTROL:INST1|REGS_CONF:C2|reg_conf[7][1]             ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.385      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 2166.732 ; 0.181 ; N/A      ; N/A     ; 9.574               ;
;  CLOCK_50                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 2166.732 ; 0.181 ; N/A      ; N/A     ; 1084.780            ;
; Design-wide TNS                                            ; 0.0      ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 823      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; 823      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 105   ; 105  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                  ; CLOCK_50                                                  ; Base      ; Constrained ;
; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Fri May 20 19:49:57 2022
Info: Command: quartus_sta Conf_Control -c Conf_Control
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Conf_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL_test_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7704 -multiply_by 71 -duty_cycle 50.00 -name {PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_test_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2166.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  2166.732               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 CLOCK_50 
    Info (332119):  1084.781               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2167.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  2167.024               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 CLOCK_50 
    Info (332119):  1084.780               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2168.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  2168.471               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 CLOCK_50 
    Info (332119):  1084.851               0.000 PLL_test_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Fri May 20 19:50:00 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


