# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NyFPGA.srcs/sources_1/new/Shifter.vhd" \
"../../../../NyFPGA.srcs/sources_1/new/Correlator_TOF.vhd" \
"../../../../NyFPGA.srcs/sources_1/Alg_cal.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/new/Algm.vhd" \
"../../../../NyFPGA.srcs/sources_1/new/Sat_LUT_m.vhd" \
"../../../../NyFPGA.srcs/sources_1/new/sat_sel.vhd" \
"../../../../NyFPGA.srcs/sources_1/new/SPI_subnode.vhd" \
"../../../../NyFPGA.srcs/sources_1/new/Sample2TOF.vhd" \
"../../../../NyFPGA.srcs/sources_1/new/NewPosLatch.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_Shifter_0_0/sim/design_1_Shifter_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_Correlator_TOF_0_0/sim/design_1_Correlator_TOF_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_AlgM_0_0/sim/design_1_AlgM_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_sat_sel_0_0/sim/design_1_sat_sel_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_SPI_subnode_0_0/sim/design_1_SPI_subnode_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_Sample2TOF_0_0/sim/design_1_Sample2TOF_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/ip/design_1_PosUpdateLatch_0_0/sim/design_1_PosUpdateLatch_0_0.vhd" \
"../../../../NyFPGA.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../NyFPGA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
