# //  Questa Intel FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./top.do
# 
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# vmap work
# Questa Intel FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work 
# Reading /opt/intelFPGA/22.1std/questa_fe/linux_x86_64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# 
# vlog -sv -work work {./rdl/registers_pkg.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work ./rdl/registers_pkg.sv 
# -- Compiling package registers_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work {./rdl/registers.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work ./rdl/registers.sv 
# -- Compiling module registers
# -- Importing package registers_pkg
# 
# Top level modules:
# 	registers
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work {./axi_lite/axi4_lite_pkg.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work ./axi_lite/axi4_lite_pkg.sv 
# -- Compiling package axi4_lite_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work {./axi_lite/axi4_lite_if.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work ./axi_lite/axi4_lite_if.sv 
# -- Compiling interface axi4_lite_if
# -- Importing package axi4_lite_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+./axi_lite {./axi_lite/unit_test_pkg.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+./axi_lite" ./axi_lite/unit_test_pkg.sv 
# -- Compiling package unit_test_pkg
# -- Importing package axi4_lite_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+./svunit_base {./svunit_base/svunit_pkg.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+./svunit_base" ./svunit_base/svunit_pkg.sv 
# -- Compiling package svunit_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+./svunit_base {./top_unit_test.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+./svunit_base" ./top_unit_test.sv 
# -- Compiling module top_unit_test
# -- Importing package svunit_pkg
# -- Importing package unit_test_pkg
# -- Importing package axi4_lite_pkg
# -- Importing package registers_pkg
# ** Warning: ./top_unit_test.sv(195): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./top_unit_test.sv(218): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./top_unit_test.sv(237): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	top_unit_test
# End time: 17:27:46 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vlog -sv -work work +incdir+./svunit_base {./top_unit_test_runner.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:46 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+./svunit_base" ./top_unit_test_runner.sv 
# -- Compiling module top_unit_test_runner
# -- Importing package svunit_pkg
# 
# Top level modules:
# 	top_unit_test_runner
# End time: 17:27:47 on Dec 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work {../modul_studenta.sv}
# Questa Intel FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:47 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work ../modul_studenta.sv 
# -- Compiling module modul_studenta
# -- Importing package registers_pkg
# ** Warning: ../modul_studenta.sv(229): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(232): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(235): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(238): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(241): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(244): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(247): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(250): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(253): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../modul_studenta.sv(256): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	modul_studenta
# End time: 17:27:47 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# 
# vsim -suppress 12003,8386,8440 -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L work -sv_seed random -voptargs="+acc" top_unit_test_runner
# vsim -suppress 12003,8386,8440 -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L work -sv_seed random -voptargs=""+acc"" top_unit_test_runner 
# Start time: 17:27:47 on Dec 31,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.svunit_pkg(fast)
# Loading work.top_unit_test_runner(fast)
# Loading work.registers_pkg(fast)
# Loading work.axi4_lite_if(fast)
# Loading work.axi4_lite_pkg(fast)
# Loading work.unit_test_pkg(fast)
# Loading work.top_unit_test(fast)
# Loading work.axi4_lite_if(fast__2)
# Loading work.modul_studenta(fast)
# Loading work.registers(fast)
# Sv_Seed = 347247738
# 
# add wave -position insertpoint  \
# sim:/top_unit_test_runner/ut/dut/clk \
# sim:/top_unit_test_runner/ut/dut/rst \
# sim:/top_unit_test_runner/ut/dut/s_axil_awready \
# sim:/top_unit_test_runner/ut/dut/s_axil_awvalid \
# sim:/top_unit_test_runner/ut/dut/s_axil_awaddr \
# sim:/top_unit_test_runner/ut/dut/s_axil_awprot \
# sim:/top_unit_test_runner/ut/dut/s_axil_wready \
# sim:/top_unit_test_runner/ut/dut/s_axil_wvalid \
# sim:/top_unit_test_runner/ut/dut/s_axil_wdata \
# sim:/top_unit_test_runner/ut/dut/s_axil_wstrb \
# sim:/top_unit_test_runner/ut/dut/s_axil_bready \
# sim:/top_unit_test_runner/ut/dut/s_axil_bvalid \
# sim:/top_unit_test_runner/ut/dut/s_axil_bresp \
# sim:/top_unit_test_runner/ut/dut/s_axil_arready \
# sim:/top_unit_test_runner/ut/dut/s_axil_arvalid \
# sim:/top_unit_test_runner/ut/dut/s_axil_araddr \
# sim:/top_unit_test_runner/ut/dut/s_axil_arprot \
# sim:/top_unit_test_runner/ut/dut/s_axil_rready \
# sim:/top_unit_test_runner/ut/dut/s_axil_rvalid \
# sim:/top_unit_test_runner/ut/dut/s_axil_rdata \
# sim:/top_unit_test_runner/ut/dut/s_axil_rresp \
# sim:/top_unit_test_runner/ut/dut/hwif_out \
# sim:/top_unit_test_runner/ut/dut/LED \
# sim:/top_unit_test_runner/ut/counter_led \
# sim:/top_unit_test_runner/ut/led_delay \
# sim:/top_unit_test_runner/ut/dut/LED[4] \
# sim:/top_unit_test_runner/ut/dut/LED[0]
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# INFO:  [0][testsuite]: Registering Unit Test Case top_unit_test
# INFO:  [0][testrunner]: Registering Test Suite testsuite
# INFO:  [0][testsuite]: RUNNING
# INFO:  [0][top_unit_test]: RUNNING
# INFO:  [0][top_unit_test]: simple_write::RUNNING
# Captured data = abcd1234
# INFO:  [1395000][top_unit_test]: simple_write::PASSED
# INFO:  [1395000][top_unit_test]: PASSED (1 of 1 tests passing)
# 
# INFO:  [1395000][testsuite]: PASSED (1 of 1 testcases passing)
# 
# INFO:  [1395000][testrunner]: PASSED (1 of 1 suites passing) [For SVUnit Version info, see: $SVUNIT_INSTALL/VERSION.txt]
# ** Note: $finish    : ./top_unit_test_runner.sv(19)
#    Time: 1395 ns  Iteration: 1  Instance: /top_unit_test_runner
# 1
# Break in Module top_unit_test_runner at ./top_unit_test_runner.sv line 19
# End time: 17:27:58 on Dec 31,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
