Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 18 23:45:51 2025
| Host         : LAPTOP-K96KR7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                32          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1475        
TIMING-18  Warning           Missing input or output delay                              33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (10)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.275      -19.538                    203                 9286        0.050        0.000                      0                 9286        3.750        0.000                       0                  7957  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.275      -19.538                    203                 9286        0.050        0.000                      0                 9286        3.750        0.000                       0                  7957  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          203  Failing Endpoints,  Worst Slack       -0.275ns,  Total Violation      -19.538ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[28][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][0]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_x_reg[28][0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[28][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][1]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_x_reg[28][1]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[28][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][2]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_x_reg[28][2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[28][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][3]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_x_reg[28][3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[28][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][4]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_x_reg[28][4]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[28][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][5]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_x_reg[28][5]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[28][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][2]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_y_reg[28][2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[28][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 1.944ns (19.590%)  route 7.979ns (80.410%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.591    12.876    snake_direction
    SLICE_X24Y132        LUT6 (Prop_lut6_I2_O)        0.124    13.000 f  snake_length[6]_i_3/O
                         net (fo=1, routed)           0.158    13.158    snake_length[6]_i_3_n_0
    SLICE_X24Y132        LUT5 (Prop_lut5_I4_O)        0.124    13.282 r  snake_length[6]_i_1/O
                         net (fo=126, routed)         1.264    14.546    snake_length
    SLICE_X36Y136        LUT6 (Prop_lut6_I1_O)        0.124    14.670 r  snake_x[28][5]_i_1/O
                         net (fo=12, routed)          0.534    15.204    snake_x[28][5]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.601    14.972    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][3]/C
                         clock pessimism              0.197    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X36Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.929    snake_y_reg[28][3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[71][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.981ns  (logic 1.944ns (19.477%)  route 8.037ns (80.523%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.673    12.958    snake_direction
    SLICE_X23Y133        LUT2 (Prop_lut2_I1_O)        0.124    13.082 f  snake_x[63][5]_i_4/O
                         net (fo=16, routed)          0.794    13.876    snake_x[63][5]_i_4_n_0
    SLICE_X23Y128        LUT4 (Prop_lut4_I3_O)        0.124    14.000 r  snake_x[71][5]_i_3/O
                         net (fo=13, routed)          0.616    14.616    snake_x[71][5]_i_3_n_0
    SLICE_X23Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.740 r  snake_x[71][5]_i_1/O
                         net (fo=12, routed)          0.522    15.262    snake_x[71][5]_i_1_n_0
    SLICE_X23Y126        FDRE                                         r  snake_x_reg[71][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.595    14.966    clk_IBUF_BUFG
    SLICE_X23Y126        FDRE                                         r  snake_x_reg[71][2]/C
                         clock pessimism              0.282    15.249    
                         clock uncertainty           -0.035    15.213    
    SLICE_X23Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.008    snake_x_reg[71][2]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 snake_y_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[71][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.981ns  (logic 1.944ns (19.477%)  route 8.037ns (80.523%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.729     5.281    clk_IBUF_BUFG
    SLICE_X22Y133        FDRE                                         r  snake_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.456     5.737 f  snake_y_reg[0][4]/Q
                         net (fo=151, routed)         1.409     7.145    btn_db0/snake_x[0][5]_i_338_0[4]
    SLICE_X27Y123        LUT4 (Prop_lut4_I2_O)        0.124     7.269 r  btn_db0/snake_x[0][5]_i_862/O
                         net (fo=1, routed)           0.407     7.676    btn_db0/snake_x[0][5]_i_862_n_0
    SLICE_X27Y123        LUT5 (Prop_lut5_I4_O)        0.124     7.800 r  btn_db0/snake_x[0][5]_i_849/O
                         net (fo=1, routed)           0.589     8.390    btn_db0/snake_x[0][5]_i_849_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  btn_db0/snake_x[0][5]_i_790/O
                         net (fo=1, routed)           0.444     8.958    btn_db0/snake_x[0][5]_i_790_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.082 f  btn_db0/snake_x[0][5]_i_617/O
                         net (fo=1, routed)           0.443     9.524    btn_db0/snake_x[0][5]_i_617_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.648 f  btn_db0/snake_x[0][5]_i_341/O
                         net (fo=1, routed)           0.865    10.513    btn_db0/snake_x[0][5]_i_341_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.637 f  btn_db0/snake_x[0][5]_i_119/O
                         net (fo=1, routed)           0.159    10.796    btn_db0/snake_x[0][5]_i_119_n_0
    SLICE_X22Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.920 f  btn_db0/snake_x[0][5]_i_30/O
                         net (fo=1, routed)           0.301    11.221    btn_db0/snake_x[0][5]_i_30_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.124    11.345 f  btn_db0/snake_x[0][5]_i_8/O
                         net (fo=2, routed)           0.817    12.161    btn_db0_n_8
    SLICE_X24Y133        LUT6 (Prop_lut6_I4_O)        0.124    12.285 r  snake_x[0][5]_i_2/O
                         net (fo=115, routed)         0.673    12.958    snake_direction
    SLICE_X23Y133        LUT2 (Prop_lut2_I1_O)        0.124    13.082 f  snake_x[63][5]_i_4/O
                         net (fo=16, routed)          0.794    13.876    snake_x[63][5]_i_4_n_0
    SLICE_X23Y128        LUT4 (Prop_lut4_I3_O)        0.124    14.000 r  snake_x[71][5]_i_3/O
                         net (fo=13, routed)          0.616    14.616    snake_x[71][5]_i_3_n_0
    SLICE_X23Y124        LUT6 (Prop_lut6_I0_O)        0.124    14.740 r  snake_x[71][5]_i_1/O
                         net (fo=12, routed)          0.522    15.262    snake_x[71][5]_i_1_n_0
    SLICE_X23Y126        FDRE                                         r  snake_x_reg[71][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        1.595    14.966    clk_IBUF_BUFG
    SLICE_X23Y126        FDRE                                         r  snake_x_reg[71][3]/C
                         clock pessimism              0.282    15.249    
                         clock uncertainty           -0.035    15.213    
    SLICE_X23Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.008    snake_x_reg[71][3]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                 -0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 snake_x_reg[28][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.005%)  route 0.218ns (53.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.637     1.551    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y137        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  snake_x_reg[28][0]/Q
                         net (fo=8, routed)           0.218     1.910    snake_x_reg_n_0_[28][0]
    SLICE_X33Y137        LUT3 (Prop_lut3_I0_O)        0.045     1.955 r  snake_x[29][0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    snake_x[29][0]_i_1_n_0
    SLICE_X33Y137        FDRE                                         r  snake_x_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.910     2.068    clk_IBUF_BUFG
    SLICE_X33Y137        FDRE                                         r  snake_x_reg[29][0]/C
                         clock pessimism             -0.254     1.815    
    SLICE_X33Y137        FDRE (Hold_fdre_C_D)         0.091     1.906    snake_x_reg[29][0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fruit_eat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.675%)  route 0.240ns (56.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.634     1.548    clk_IBUF_BUFG
    SLICE_X28Y118        FDRE                                         r  fruit_eat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  fruit_eat_reg/Q
                         net (fo=19, routed)          0.240     1.929    fruit_eat_reg_n_0
    SLICE_X39Y118        LUT5 (Prop_lut5_I1_O)        0.045     1.974 r  score_1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.974    score_1[7]_i_2_n_0
    SLICE_X39Y118        FDRE                                         r  score_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.905     2.063    clk_IBUF_BUFG
    SLICE_X39Y118        FDRE                                         r  score_1_reg[7]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X39Y118        FDRE (Hold_fdre_C_D)         0.091     1.901    score_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 random_fruit_y/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_fruit_y/lfsr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.510%)  route 0.293ns (67.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.640     1.554    random_fruit_y/clk
    SLICE_X37Y146        FDRE                                         r  random_fruit_y/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y146        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  random_fruit_y/lfsr_reg[4]/Q
                         net (fo=8, routed)           0.293     1.988    random_fruit_y/lfsr[4]
    SLICE_X22Y146        FDRE                                         r  random_fruit_y/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.917     2.075    random_fruit_y/clk
    SLICE_X22Y146        FDRE                                         r  random_fruit_y/lfsr_reg[5]/C
                         clock pessimism             -0.254     1.822    
    SLICE_X22Y146        FDRE (Hold_fdre_C_D)         0.075     1.897    random_fruit_y/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 snake_x_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[29][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.187ns (39.403%)  route 0.288ns (60.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.637     1.551    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_x_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y137        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  snake_x_reg[28][2]/Q
                         net (fo=9, routed)           0.288     1.979    snake_x_reg_n_0_[28][2]
    SLICE_X32Y136        LUT3 (Prop_lut3_I0_O)        0.046     2.025 r  snake_x[29][2]_i_1/O
                         net (fo=1, routed)           0.000     2.025    snake_x[29][2]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  snake_x_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.909     2.067    clk_IBUF_BUFG
    SLICE_X32Y136        FDRE                                         r  snake_x_reg[29][2]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X32Y136        FDRE (Hold_fdre_C_D)         0.107     1.921    snake_x_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 snake_y_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[29][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.788%)  route 0.281ns (60.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.637     1.551    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y137        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  snake_y_reg[28][2]/Q
                         net (fo=7, routed)           0.281     1.973    snake_y_reg[28][2]
    SLICE_X33Y137        LUT3 (Prop_lut3_I0_O)        0.045     2.018 r  snake_y[29][2]_i_1/O
                         net (fo=1, routed)           0.000     2.018    snake_y[29][2]_i_1_n_0
    SLICE_X33Y137        FDRE                                         r  snake_y_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.910     2.068    clk_IBUF_BUFG
    SLICE_X33Y137        FDRE                                         r  snake_y_reg[29][2]/C
                         clock pessimism             -0.254     1.815    
    SLICE_X33Y137        FDRE (Hold_fdre_C_D)         0.092     1.907    snake_y_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 snake_y_reg[84][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[85][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.224ns (44.813%)  route 0.276ns (55.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.632     1.546    clk_IBUF_BUFG
    SLICE_X37Y130        FDRE                                         r  snake_y_reg[84][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDRE (Prop_fdre_C_Q)         0.128     1.674 r  snake_y_reg[84][1]/Q
                         net (fo=8, routed)           0.276     1.950    snake_y_reg[84][1]
    SLICE_X35Y131        LUT3 (Prop_lut3_I0_O)        0.096     2.046 r  snake_y[85][1]_i_1/O
                         net (fo=1, routed)           0.000     2.046    snake_y[85][1]_i_1_n_0
    SLICE_X35Y131        FDRE                                         r  snake_y_reg[85][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.905     2.063    clk_IBUF_BUFG
    SLICE_X35Y131        FDRE                                         r  snake_y_reg[85][1]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X35Y131        FDRE (Hold_fdre_C_D)         0.107     1.917    snake_y_reg[85][1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 snake_x_reg[84][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[85][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.223%)  route 0.301ns (61.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.634     1.548    clk_IBUF_BUFG
    SLICE_X36Y132        FDRE                                         r  snake_x_reg[84][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  snake_x_reg[84][0]/Q
                         net (fo=6, routed)           0.301     1.989    snake_x_reg_n_0_[84][0]
    SLICE_X33Y131        LUT3 (Prop_lut3_I0_O)        0.045     2.034 r  snake_x[85][0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    snake_x[85][0]_i_1_n_0
    SLICE_X33Y131        FDRE                                         r  snake_x_reg[85][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.905     2.063    clk_IBUF_BUFG
    SLICE_X33Y131        FDRE                                         r  snake_x_reg[85][0]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X33Y131        FDRE (Hold_fdre_C_D)         0.091     1.901    snake_x_reg[85][0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 snake_y_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.315%)  route 0.312ns (62.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.638     1.552    clk_IBUF_BUFG
    SLICE_X36Y138        FDRE                                         r  snake_y_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.141     1.693 r  snake_y_reg[15][0]/Q
                         net (fo=8, routed)           0.312     2.005    snake_y_reg[15][0]
    SLICE_X28Y137        LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  snake_y[16][0]_i_1/O
                         net (fo=1, routed)           0.000     2.050    snake_y[16][0]_i_1_n_0
    SLICE_X28Y137        FDRE                                         r  snake_y_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.911     2.069    clk_IBUF_BUFG
    SLICE_X28Y137        FDRE                                         r  snake_y_reg[16][0]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X28Y137        FDRE (Hold_fdre_C_D)         0.092     1.908    snake_y_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 snake_x_reg[84][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[85][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.368%)  route 0.312ns (62.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.633     1.547    clk_IBUF_BUFG
    SLICE_X36Y131        FDRE                                         r  snake_x_reg[84][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  snake_x_reg[84][4]/Q
                         net (fo=7, routed)           0.312     2.000    snake_x_reg_n_0_[84][4]
    SLICE_X35Y131        LUT3 (Prop_lut3_I0_O)        0.045     2.045 r  snake_x[85][4]_i_1/O
                         net (fo=1, routed)           0.000     2.045    snake_x[85][4]_i_1_n_0
    SLICE_X35Y131        FDRE                                         r  snake_x_reg[85][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.905     2.063    clk_IBUF_BUFG
    SLICE_X35Y131        FDRE                                         r  snake_x_reg[85][4]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X35Y131        FDRE (Hold_fdre_C_D)         0.091     1.901    snake_x_reg[85][4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 snake_y_reg[27][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[28][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.007%)  route 0.317ns (62.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.636     1.550    clk_IBUF_BUFG
    SLICE_X35Y134        FDRE                                         r  snake_y_reg[27][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y134        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  snake_y_reg[27][2]/Q
                         net (fo=6, routed)           0.317     2.007    snake_y_reg[27][2]
    SLICE_X36Y137        LUT3 (Prop_lut3_I0_O)        0.045     2.052 r  snake_y[28][2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    snake_y[28][2]_i_1_n_0
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=7956, routed)        0.910     2.068    clk_IBUF_BUFG
    SLICE_X36Y137        FDRE                                         r  snake_y_reg[28][2]/C
                         clock pessimism             -0.254     1.815    
    SLICE_X36Y137        FDRE (Hold_fdre_C_D)         0.092     1.907    snake_y_reg[28][2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y48     score0/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X21Y121   FSM_onehot_game_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y121   FSM_onehot_game_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y121   FSM_onehot_game_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y114   actual_skin_index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y114   actual_skin_index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y116   boost_timer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y116   boost_timer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y119   boost_timer_reg[11]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y54    ram_choose/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y54    ram_choose/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y61    ram_choose/RAM_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y61    ram_choose/RAM_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y54    ram_choose/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y54    ram_choose/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y55    ram_choose/RAM_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y61    ram_choose/RAM_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y61    ram_choose/RAM_reg_0_15_0_0__5/SP/CLK



