# Reading D:/distr/programming/fpga/intelFPGA/18.1/sim/modelsim_ase/tcl/vsim/pref.tcl
# do GenSignal_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/distr/programming/fpga/intelFPGA/18.1/sim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/projects/training/fpga/AIlearning/GenSignal {D:/projects/training/fpga/AIlearning/GenSignal/GenSignal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:06 on Sep 08,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/projects/training/fpga/AIlearning/GenSignal" D:/projects/training/fpga/AIlearning/GenSignal/GenSignal.v 
# -- Compiling module GenSignal
# 
# Top level modules:
# 	GenSignal
# End time: 22:42:06 on Sep 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/projects/training/fpga/AIlearning/GenSignal/tbGenSignal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:15 on Sep 08,2024
# vlog -reportprogress 300 -work work D:/projects/training/fpga/AIlearning/GenSignal/tbGenSignal.v 
# -- Compiling module tbGenSignal
# 
# Top level modules:
# 	tbGenSignal
# End time: 22:42:15 on Sep 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tbGenSignal
# vsim work.tbGenSignal 
# Start time: 22:42:18 on Sep 08,2024
# Loading work.tbGenSignal
# Loading work.GenSignal
# ** Error: (vsim-3063) D:/projects/training/fpga/AIlearning/GenSignal/tbGenSignal.v(14): Port 'adcclk' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tbGenSignal/uut File: D:/projects/training/fpga/AIlearning/GenSignal/GenSignal.v
# Error loading design
# End time: 22:42:18 on Sep 08,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
