Fitter report for hog
Thu May 18 18:59:58 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Thu May 18 18:59:58 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; hog                                            ;
; Top-level Entity Name           ; DE1_SoC_Default                                ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSEMA5F31C6                                   ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 5,380 / 32,070 ( 17 % )                        ;
; Total registers                 ; 8445                                           ;
; Total pins                      ; 366 / 457 ( 80 % )                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 159,616 / 4,065,280 ( 4 % )                    ;
; Total RAM Blocks                ; 63 / 397 ( 16 % )                              ;
; Total DSP Blocks                ; 4 / 87 ( 5 % )                                 ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                 ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                 ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                               ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[18]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a2                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a3                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a4                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a5                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a6                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a7                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[19]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a3                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[20]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a4                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[21]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a5                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[22]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a6                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[23]                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a7                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[16]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a0                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[17]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a1                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[18]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a2                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[19]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a3                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[20]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a4                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[21]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a5                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[22]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a6                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[23]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a7                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[16]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a0                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[17]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a1                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[18]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a2                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[19]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a3                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[20]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a4                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[21]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a5                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[22]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a6                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[23]                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ram_block1a7                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[33]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[34]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[35]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[36]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[37]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[38]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[39]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[40]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[41]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[42]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[43]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[44]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[45]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[46]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[47]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[48]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[49]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[50]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[51]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[52]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[53]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[54]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[55]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[56]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[57]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[58]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[59]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[60]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[61]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[62]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[63]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[64]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[65]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[66]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[67]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[68]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[69]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[70]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[71]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[72]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[73]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[74]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[75]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[76]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[77]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[78]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[79]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[80]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[81]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[82]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[83]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[84]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[85]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[86]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[87]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[88]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[89]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[90]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[91]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[92]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[93]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[94]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[95]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[96]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[97]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[98]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[99]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[100]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[101]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[102]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[103]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[104]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[105]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[106]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[107]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[108]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[109]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[33]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[34]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[35]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[36]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[37]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[38]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[39]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[40]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[41]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[42]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[43]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[44]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[45]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[46]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[47]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[48]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[49]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[50]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[51]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[52]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[53]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[54]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[55]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[56]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[57]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[58]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[59]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[60]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[61]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[62]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[63]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[64]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[65]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[66]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[67]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[68]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[69]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[70]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[71]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[72]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[73]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[74]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[75]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[76]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[77]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[78]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[79]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[80]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[81]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[82]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[83]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[84]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[85]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[86]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[87]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[88]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[89]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[90]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[91]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[92]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[93]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[94]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[95]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[96]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[97]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[98]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[99]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[100]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[101]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[102]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[103]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[104]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[105]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[106]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[107]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[108]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[109]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[33]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[34]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[35]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[36]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[37]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[38]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[39]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[40]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[41]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[42]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[43]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[44]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[45]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[46]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[47]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[48]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[49]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[50]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[51]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[52]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[53]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[54]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[55]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[56]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[57]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[58]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[59]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[60]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[61]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[62]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[63]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[64]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[65]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[66]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[67]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[68]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[69]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[70]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[71]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[72]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[73]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[74]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[75]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[76]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[77]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[78]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[79]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[80]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[81]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[82]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[83]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[84]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[85]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[86]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[87]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[88]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[89]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[90]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[91]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[92]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[93]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[94]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[95]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[96]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[97]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[98]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[99]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[100]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[101]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[102]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[103]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[104]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[105]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[106]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[107]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[108]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[109]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[33]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[34]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[35]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[36]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[37]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[38]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[39]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[40]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[41]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[42]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[43]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[44]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[45]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[46]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[47]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[48]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[49]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[50]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[51]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[52]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[53]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[54]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[55]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[56]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[57]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[58]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[59]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[60]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[61]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[62]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[63]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[64]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[65]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[66]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[67]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[68]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[69]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[70]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[71]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[72]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[73]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[74]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[75]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[76]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[77]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[78]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[79]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[80]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[81]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[82]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[83]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[84]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[85]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[86]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[87]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[88]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[89]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[90]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[91]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[92]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[93]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[94]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[95]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[96]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[97]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[98]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[99]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[100]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[101]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[102]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[103]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[104]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[105]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[106]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[107]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[108]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[109]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[33]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[34]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[35]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[36]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[37]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[38]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[39]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[40]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[41]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[42]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[43]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[44]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[45]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[46]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[47]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[48]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[49]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[50]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[51]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[52]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[53]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[54]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[55]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[56]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[57]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[58]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[59]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[60]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[61]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[62]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[63]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[64]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[65]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[66]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[67]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[68]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[69]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[70]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[71]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[72]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[73]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[74]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[75]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[76]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[77]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[78]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[79]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[80]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[81]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[82]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[83]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[84]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[85]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[86]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[87]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[88]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[89]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[90]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[91]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[92]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[93]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[94]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[95]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[96]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[97]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[98]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[99]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[100]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[101]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[102]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[103]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[104]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[105]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[106]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[107]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[108]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[109]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[33]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a33                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[34]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a34                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[35]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a35                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[36]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a36                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[37]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a37                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[38]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a38                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[39]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a39                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[40]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a40                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[41]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a41                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[42]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a42                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[43]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a43                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[44]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a44                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[45]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a45                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[46]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a46                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[47]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a47                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[48]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a48                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[49]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a49                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[50]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a50                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[51]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a51                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[52]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a52                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[53]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a53                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[54]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a54                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[55]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a55                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[56]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a56                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[57]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a57                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[58]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a58                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[59]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a59                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[60]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a60                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[61]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a61                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[62]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a62                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[63]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a63                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[64]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a64                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[65]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a65                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[66]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a66                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[67]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a67                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[68]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a68                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[69]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a69                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[70]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a70                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[71]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a71                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[72]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a72                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[73]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a73                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[74]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a74                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[75]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a75                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[76]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a76                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[77]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a77                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[78]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a78                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[79]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a79                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[80]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a80                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[81]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a81                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[82]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a82                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[83]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a83                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[84]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a84                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[85]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a85                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[86]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a86                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[87]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a87                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[88]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a88                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[89]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a89                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[90]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a90                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[91]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a91                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[92]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a92                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[93]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a93                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[94]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a94                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[95]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a95                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[96]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a96                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[97]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a97                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[98]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a98                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[99]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a99                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[100]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a100                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[101]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a101                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[102]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a102                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[103]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a103                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[104]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a104                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[105]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a105                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[106]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a106                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[107]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a107                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[108]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a108                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[109]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a109                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a0                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[1]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a1                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[2]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a2                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[3]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a3                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[4]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a4                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[5]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a5                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[6]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a6                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[7]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a7                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[8]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a8                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[9]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a9                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[10]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a10                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[11]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a11                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[12]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a12                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a13                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[14]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a14                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[15]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a15                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[16]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a16                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[17]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a17                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[18]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a18                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[19]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a19                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[20]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a20                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[21]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a21                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[22]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a22                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[23]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a23                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[24]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a24                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[25]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a25                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[26]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a26                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[27]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a27                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[28]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a28                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[29]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a29                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[30]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a30                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[31]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a31                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[32]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ram_block1a32                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[108]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a0                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[109]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a1                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[110]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a2                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[111]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a3                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[112]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a4                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[113]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a5                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[114]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a6                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[115]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a7                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[116]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a8                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[117]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a9                                                                                                                              ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[118]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a10                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[119]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a11                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[120]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a12                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[121]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a13                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[122]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a14                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[123]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a15                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[124]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a16                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[125]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a17                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[126]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a18                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[127]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a19                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[128]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a20                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[129]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a21                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[130]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a22                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[131]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a23                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[132]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a24                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[133]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a25                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[134]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a26                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[135]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a27                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[136]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a28                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[137]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a29                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[138]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a30                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[139]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a31                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[140]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a32                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[141]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a33                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[142]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a34                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[143]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ram_block1a35                                                                                                                             ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[140]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a0                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[141]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a1                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[142]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a2                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[143]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a3                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[144]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a4                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[145]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a5                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[146]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a6                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[147]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a7                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[148]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a8                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[149]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a9                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[150]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a10                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[151]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a11                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[152]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a12                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[153]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a13                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[154]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a14                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[155]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a15                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[156]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a16                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[157]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a17                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[158]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a18                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[159]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a19                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[160]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a20                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[161]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a21                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[162]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a22                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[163]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a23                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[164]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a24                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[165]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a25                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[166]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a26                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[167]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a27                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[168]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a28                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[169]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a29                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[170]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a30                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[171]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a31                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[172]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a32                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[173]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a33                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[174]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a34                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[175]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a35                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[176]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a36                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[177]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a37                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[178]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a38                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[179]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a39                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[180]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a40                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[181]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a41                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[182]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a42                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[183]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a43                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[184]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a44                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[185]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a45                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[186]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a46                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[187]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a47                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[188]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a48                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[189]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a49                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[190]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a50                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[191]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a51                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[192]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a52                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[193]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a53                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[194]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a54                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[195]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a55                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[196]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a56                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[197]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a57                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[198]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a58                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[199]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a59                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[200]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a60                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[201]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a61                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[202]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a62                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[203]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a63                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[204]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a64                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[205]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a65                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[206]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a66                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[207]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a67                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[208]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a68                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[209]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a69                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[210]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a70                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[211]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a71                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[212]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a72                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[213]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a73                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[214]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a74                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[215]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a75                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[216]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a76                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[217]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a77                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[218]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a78                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[219]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a79                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[220]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a80                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[221]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a81                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[222]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a82                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[223]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a83                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[224]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a84                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[225]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a85                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[226]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a86                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[227]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a87                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[228]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a88                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[229]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a89                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[230]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a90                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[231]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a91                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[232]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a92                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[233]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a93                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[234]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a94                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[235]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a95                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[236]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a96                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[237]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a97                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[238]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a98                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[239]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a99                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[240]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a100                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[241]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a101                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[242]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a102                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[243]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a103                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[244]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a104                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[245]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a105                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[246]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a106                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[247]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a107                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[248]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a108                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[249]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a109                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[250]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a110                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[251]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a111                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[252]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a112                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[253]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a113                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[254]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a114                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[255]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a115                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[256]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a116                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[257]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a117                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[258]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a118                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[259]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a119                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[260]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a120                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[261]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a121                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[262]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a122                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[263]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a123                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[264]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a124                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[265]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a125                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[266]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a126                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[267]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a127                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[268]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a128                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[269]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a129                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[270]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a130                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[271]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a131                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[272]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a132                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[273]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a133                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[274]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a134                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[275]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a135                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[276]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a136                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[277]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a137                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[278]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a138                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[279]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ram_block1a139                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|rptr_empty:rptr_empty|rempty                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[0].u_async_fifo|rptr_empty:rptr_empty|rempty~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|wptr_full:wptr_full|wbin[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[0].u_async_fifo|wptr_full:wptr_full|wbin[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[1].u_async_fifo|rptr_empty:rptr_empty|rbin[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[1].u_async_fifo|rptr_empty:rptr_empty|rbin[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[1].u_async_fifo|rptr_empty:rptr_empty|rempty                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[1].u_async_fifo|rptr_empty:rptr_empty|rempty~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[1].u_async_fifo|wptr_full:wptr_full|wbin[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[1].u_async_fifo|wptr_full:wptr_full|wbin[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[1].u_async_fifo|wptr_full:wptr_full|wfull                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[1].u_async_fifo|wptr_full:wptr_full|wfull~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wbin[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wbin[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[3].u_async_fifo|rptr_empty:rptr_empty|rbin[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[3].u_async_fifo|rptr_empty:rptr_empty|rbin[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[3].u_async_fifo|wptr_full:wptr_full|wfull                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[3].u_async_fifo|wptr_full:wptr_full|wfull~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[4].u_async_fifo|rptr_empty:rptr_empty|rbin[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|rptr_empty:rptr_empty|rbin[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[4].u_async_fifo|rptr_empty:rptr_empty|rempty                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|rptr_empty:rptr_empty|rempty~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[5].u_async_fifo|rptr_empty:rptr_empty|rbin[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|rptr_empty:rptr_empty|rbin[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[5].u_async_fifo|rptr_empty:rptr_empty|rempty                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|rptr_empty:rptr_empty|rempty~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wbin[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wbin[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[6].u_async_fifo|rptr_empty:rptr_empty|rbin[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[6].u_async_fifo|rptr_empty:rptr_empty|rbin[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; async_fifo:HOG_SERIALIZER[6].u_async_fifo|wptr_full:wptr_full|wbin[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_fifo:HOG_SERIALIZER[6].u_async_fifo|wptr_full:wptr_full|wbin[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[36]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[36]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[76]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[76]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[126]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[126]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|mem[0][176]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|mem[0][176]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[176]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[176]~DUPLICATE                                                                                                             ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]~DUPLICATE                                                                                                             ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]~DUPLICATE                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7]~DUPLICATE                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                         ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~DUPLICATE                                                                                                                          ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                      ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                               ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                      ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                              ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                              ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                             ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                          ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                 ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                         ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                           ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                          ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_in_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_in_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_in_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_out_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_out_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:input_pixel_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:input_pixel_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|packet_in_progress~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|packet_in_progress~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                             ;                          ;                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_offset[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_offset[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_offset[3]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_offset[6]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_offset[6]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|read_offset[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|read_offset[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|read_offset[4]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|read_offset[4]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|w_addr[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|w_addr[5]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[0]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[3]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_offset[5]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|read_offset[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|read_offset[6]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|read_offset[6]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|read_offset[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|w_addr[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|w_addr[6]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|w_addr[6]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|read_offset[3]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|read_offset[3]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_offset[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_offset[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_offset[3]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_offset[5]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_offset[5]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|read_offset[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|read_offset[4]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_offset[1]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_offset[1]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_offset[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_offset[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_offset[4]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|read_offset[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|read_offset[4]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|read_offset[4]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[5]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[5]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|read_offset[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|read_offset[3]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|read_offset[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|read_offset[2]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[5]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[5]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|read_offset[2]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|read_offset[2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|read_offset[5]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|read_offset[5]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[4]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[7]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[7]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[12]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[12]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[21]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[21]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[23]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[23]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[41]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[41]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[46]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[46]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[47]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[47]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[50]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[50]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[52]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[52]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[62]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[62]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[63]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[63]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[64]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[64]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[71]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[71]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[78]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[78]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[80]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[80]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[85]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[85]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[91]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[91]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[92]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[92]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[96]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[96]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[97]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[97]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[99]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[99]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[104]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[104]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[107]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[107]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[24]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[24]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[26]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[26]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[48]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[48]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[52]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[52]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[55]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[55]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[61]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[61]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[62]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[62]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[65]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[65]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[66]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[66]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[73]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[73]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[75]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[75]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[77]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[77]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[83]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[83]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[87]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[87]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[91]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[91]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[92]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[92]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[95]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[95]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[96]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[96]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[107]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[107]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[4]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[7]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[7]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[9]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[23]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[23]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[32]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[32]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[39]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[39]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[43]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[43]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[44]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[44]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[52]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[52]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[55]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[55]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[58]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[58]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[59]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[59]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[60]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[60]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[61]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[61]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[62]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[62]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[63]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[63]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[77]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[77]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[78]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[78]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[80]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[80]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[83]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[83]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[88]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[88]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[91]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[91]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[94]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[94]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[95]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[95]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[99]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[99]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[102]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[102]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[104]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[104]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[106]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[106]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[107]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|out_data[107]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[11]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[11]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[20]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[20]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[36]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[36]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[38]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[38]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[40]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[40]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[43]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[43]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[51]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[51]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[53]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[53]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[62]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[62]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[63]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[63]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[77]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[77]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[79]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[79]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[80]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[80]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[92]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[92]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[93]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[93]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[96]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|out_data[96]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[3]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[5]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[9]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[9]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[38]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[38]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[39]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[39]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[48]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[48]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[62]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[62]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[63]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[63]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[79]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[79]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[88]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[88]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[89]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[89]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[92]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[92]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[94]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[94]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[95]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[95]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[97]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[97]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[102]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[102]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[105]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|out_data[105]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[8]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[8]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[23]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[23]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[37]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[37]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[53]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[53]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[55]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[55]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[56]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[56]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[64]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[64]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[67]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[67]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[73]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[73]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[83]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[83]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[85]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[85]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[86]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[86]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[89]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[89]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[95]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[95]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[100]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|out_data[100]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[3]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[3]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[4]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[4]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[7]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[7]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[15]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[20]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[20]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[23]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[23]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[29]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[29]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[35]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[35]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[48]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[48]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[53]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[53]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[54]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[54]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[55]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[55]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[56]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[56]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[57]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[57]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[59]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[59]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[64]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[64]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[67]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[67]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[72]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[72]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[74]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[74]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[81]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[81]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[87]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[87]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[91]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[91]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[92]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[92]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[93]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[93]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[102]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[102]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[104]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[104]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[107]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|out_data[107]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[13]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[13]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[15]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[15]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[18]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[18]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[20]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[20]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[34]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[34]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[35]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[35]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[44]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[44]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[46]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[46]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[49]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[49]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[52]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[52]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[55]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[55]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[59]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[59]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[60]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[60]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[63]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[63]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[65]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[65]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[80]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[80]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[83]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[83]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[86]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[86]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[97]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[97]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[102]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[102]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[103]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[103]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[104]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[104]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[107]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|out_data[107]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|read_offset[6]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|read_offset[6]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[19]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[19]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[20]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[20]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[26]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[26]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[31]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[31]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[33]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[33]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[34]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[34]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[35]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[35]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[43]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[43]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[53]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[53]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[66]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[66]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[71]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[71]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[73]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[73]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[75]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[75]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[76]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[76]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[82]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[82]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[85]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[85]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[93]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[93]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[99]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[99]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[103]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[103]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[109]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[109]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[110]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[110]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[121]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[121]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[123]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[123]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[215]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[215]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[216]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[216]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[240]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[240]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[253]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[253]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[91]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|out_data[91]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|fifo_full                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|fifo_full~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[6]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[6]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|fifo_full                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|fifo_full~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[6]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[6]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[4]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|w_addr[2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|w_addr[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_STREAM                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[2]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|w_addr[3]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|w_addr[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_STREAM                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_STREAM~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|buff_cnt[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_BUFFER                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_cnt[-1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_cnt[-1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_start_addr[5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_BUFFER~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[0].u_window_serializer|serial_cnt[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[0].u_window_serializer|serial_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[0].u_window_serializer|serial_cnt[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[0].u_window_serializer|serial_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[0].u_window_serializer|serial_cnt[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[0].u_window_serializer|serial_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[1].u_window_serializer|window_registered                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[1].u_window_serializer|window_registered~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[2].u_window_serializer|window_registered                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[2].u_window_serializer|window_registered~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[3].u_window_serializer|window_registered                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[3].u_window_serializer|window_registered~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[4].u_window_serializer|window_registered                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[4].u_window_serializer|window_registered~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; window_serializer:HOG_SERIALIZER[5].u_window_serializer|window_registered                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; window_serializer:HOG_SERIALIZER[5].u_window_serializer|window_registered~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source                   ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------------+
; Location                                                  ;                                             ;              ; ADC_CS_N                                                                                     ; PIN_AJ4       ; QSF Assignment                   ;
; I/O Standard                                              ; DE1_SoC_Default                             ;              ; ADC_CS_N                                                                                     ; 3.3-V LVTTL   ; QSF Assignment                   ;
; I/O Standard                                              ; DE1_SoC_Default                             ;              ; HPS_LTC_GPIO                                                                                 ; 3.3-V LVTTL   ; QSF Assignment                   ;
; PLL Bandwidth Preset                                      ; DE1_SoC_Default                             ;              ; *VGA_Audio_0002*|altera_pll:altera_pll_i*|*                                                  ; AUTO          ; ../de1/DE1_IP/VGA_Audio_0002.qip ;
; PLL Compensation Mode                                     ; DE1_SoC_Default                             ;              ; *VGA_Audio_0002*|altera_pll:altera_pll_i*|*                                                  ; NORMAL        ; ../de1/DE1_IP/VGA_Audio_0002.qip ;
; PLL Compensation Mode                                     ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                   ;
; PLL Automatic Self-Reset                                  ; DE1_SoC_Default                             ;              ; *VGA_Audio_0002*|altera_pll:altera_pll_i*|*                                                  ; OFF           ; ../de1/DE1_IP/VGA_Audio_0002.qip ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                   ;
; Global Signal                                             ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                   ;
; Enable Beneficial Skew Optimization for non global clocks ; DE1_SoC_Default                             ;              ; u0|hps_0|hps_io|border|hps_sdram_inst                                                        ; ON            ; QSF Assignment                   ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment       ;
; HPS_LOCATION                                              ; hps0_hps_0                                  ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                      ; PIN_P22B0T    ; hps0/synthesis/hps0.qip          ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 20747 ) ; 0.00 % ( 0 / 20747 )       ; 0.00 % ( 0 / 20747 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 20747 ) ; 0.00 % ( 0 / 20747 )       ; 0.00 % ( 0 / 20747 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                        ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------+
; Partition Name                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                 ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------+
; Top                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                          ;
; hps0_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                           ;
+---------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                      ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                             ; 0.00 % ( 0 / 19936 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hps0_hps_0_hps_io_border:border ; 0.00 % ( 0 / 790 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst  ; 0.00 % ( 0 / 21 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/mahmoud/Documents/hog/quart_proj/output_files/hog.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,380 / 32,070        ; 17 %  ;
; ALMs needed [=A-B+C]                                        ; 5,380                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,411 / 32,070        ; 20 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,026                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,624                 ;       ;
;         [c] ALMs used for registers                         ; 1,761                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,074 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 43 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 43                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 828 / 3,207           ; 26 %  ;
;     -- Logic LABs                                           ; 828                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 8,234                 ;       ;
;     -- 7 input functions                                    ; 22                    ;       ;
;     -- 6 input functions                                    ; 1,517                 ;       ;
;     -- 5 input functions                                    ; 1,053                 ;       ;
;     -- 4 input functions                                    ; 1,233                 ;       ;
;     -- <=3 input functions                                  ; 4,409                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,980                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 8,219                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,574 / 64,140        ; 12 %  ;
;         -- Secondary logic registers                        ; 645 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,641                 ;       ;
;         -- Routing optimization registers                   ; 578                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 366 / 457             ; 80 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 63 / 397              ; 16 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 159,616 / 4,065,280   ; 4 %   ;
; Total block memory implementation bits                      ; 645,120 / 4,065,280   ; 16 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 4 / 87                ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 7.6% / 8.0% / 6.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 45.3% / 47.6% / 38.2% ;       ;
; Maximum fan-out                                             ; 6086                  ;       ;
; Highest non-global fan-out                                  ; 1153                  ;       ;
; Total fan-out                                               ; 70418                 ;       ;
; Average fan-out                                             ; 3.52                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                            ;
+-------------------------------------------------------------+-----------------------+---------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hps0_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5380 / 32070 ( 17 % ) ; 0 / 32070 ( 0 % )               ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5380                  ; 0                               ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6411 / 32070 ( 20 % ) ; 0 / 32070 ( 0 % )               ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2026                  ; 0                               ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2624                  ; 0                               ; 0                              ;
;         [c] ALMs used for registers                         ; 1761                  ; 0                               ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                               ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1074 / 32070 ( 3 % )  ; 0 / 32070 ( 0 % )               ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 43 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )               ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                               ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                               ; 0                              ;
;         [c] Due to LAB input limits                         ; 43                    ; 0                               ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                             ; Low                            ;
;                                                             ;                       ;                                 ;                                ;
; Total LABs:  partially or completely used                   ; 828 / 3207 ( 26 % )   ; 0 / 3207 ( 0 % )                ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 828                   ; 0                               ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Combinational ALUT usage for logic                          ; 8234                  ; 0                               ; 0                              ;
;     -- 7 input functions                                    ; 22                    ; 0                               ; 0                              ;
;     -- 6 input functions                                    ; 1517                  ; 0                               ; 0                              ;
;     -- 5 input functions                                    ; 1053                  ; 0                               ; 0                              ;
;     -- 4 input functions                                    ; 1233                  ; 0                               ; 0                              ;
;     -- <=3 input functions                                  ; 4409                  ; 0                               ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1980                  ; 0                               ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                               ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                               ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                               ; 0                              ;
;     -- By type:                                             ;                       ;                                 ;                                ;
;         -- Primary logic registers                          ; 7574 / 64140 ( 12 % ) ; 0 / 64140 ( 0 % )               ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 645 / 64140 ( 1 % )   ; 0 / 64140 ( 0 % )               ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                 ;                                ;
;         -- Design implementation registers                  ; 7641                  ; 0                               ; 0                              ;
;         -- Routing optimization registers                   ; 578                   ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
;                                                             ;                       ;                                 ;                                ;
; Virtual pins                                                ; 0                     ; 0                               ; 0                              ;
; I/O pins                                                    ; 304                   ; 60                              ; 2                              ;
; I/O registers                                               ; 50                    ; 176                             ; 0                              ;
; Total block memory bits                                     ; 159616                ; 0                               ; 0                              ;
; Total block memory implementation bits                      ; 645120                ; 0                               ; 0                              ;
; M10K block                                                  ; 63 / 397 ( 15 % )     ; 0 / 397 ( 0 % )                 ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 4 / 87 ( 4 % )        ; 0 / 87 ( 0 % )                  ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                 ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )             ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )              ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )               ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                 ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )               ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                 ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                   ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                   ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                  ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                  ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                   ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                   ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                 ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                 ;                                ;
; Connections                                                 ;                       ;                                 ;                                ;
;     -- Input Connections                                    ; 14964                 ; 65                              ; 187                            ;
;     -- Registered Input Connections                         ; 14341                 ; 0                               ; 0                              ;
;     -- Output Connections                                   ; 309                   ; 89                              ; 14818                          ;
;     -- Registered Output Connections                        ; 24                    ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Internal Connections                                        ;                       ;                                 ;                                ;
;     -- Total Connections                                    ; 70445                 ; 5151                            ; 15058                          ;
;     -- Registered Connections                               ; 39803                 ; 100                             ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; External Connections                                        ;                       ;                                 ;                                ;
;     -- Top                                                  ; 222                   ; 46                              ; 15005                          ;
;     -- hps0_hps_0_hps_io_border:border                      ; 46                    ; 108                             ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 15005                 ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Partition Interface                                         ;                       ;                                 ;                                ;
;     -- Input Ports                                          ; 44                    ; 11                              ; 189                            ;
;     -- Output Ports                                         ; 157                   ; 41                              ; 117                            ;
;     -- Bidir Ports                                          ; 165                   ; 54                              ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Registered Ports                                            ;                       ;                                 ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                               ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                               ; 0                              ;
;                                                             ;                       ;                                 ;                                ;
; Port Connectivity                                           ;                       ;                                 ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                               ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                               ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                               ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                               ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                               ; 13                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                               ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT          ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; AH5   ; 3A       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 6087                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[2]              ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[3]              ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27            ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0]          ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1]          ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2]          ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3]          ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4]          ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5]          ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6]          ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7]          ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_HS               ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; TD_VS               ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                               ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN             ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT          ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK             ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL            ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK       ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]             ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]             ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]             ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]             ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]             ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]             ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]             ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]             ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]             ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]             ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]             ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]             ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]             ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]             ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]             ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]             ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]             ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]             ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]             ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]             ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]             ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]             ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]             ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]             ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]             ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]             ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]             ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]             ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]             ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]             ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]             ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]             ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]             ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]             ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]             ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]             ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]             ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]             ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]             ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]             ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]             ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]             ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D10   ; 8A       ; 34           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C3    ; 8A       ; 14           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N          ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                      ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                               ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK       ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; AUD_BCLK          ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; AUD_DACLRCK       ; H8    ; 8A       ; 24           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; FPGA_I2C_SDAT     ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[0]         ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[10]        ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[11]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[12]        ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[13]        ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[14]        ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[15]        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[16]        ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[17]        ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[18]        ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[19]        ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[1]         ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[20]        ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[21]        ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[22]        ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[23]        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[24]        ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[25]        ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[26]        ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[27]        ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[28]        ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[29]        ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[2]         ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[30]        ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[31]        ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[32]        ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[33]        ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[34]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[35]        ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[3]         ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[4]         ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[5]         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[6]         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[7]         ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[8]         ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_0[9]         ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[0]         ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[10]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[11]        ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[12]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[13]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[14]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[15]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[16]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[17]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[18]        ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[19]        ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[1]         ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[20]        ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[21]        ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[22]        ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[23]        ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[24]        ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[25]        ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[26]        ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[27]        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[28]        ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[29]        ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[2]         ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[30]        ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[31]        ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[32]        ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[33]        ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[34]        ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[35]        ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[3]         ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[4]         ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[5]         ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[6]         ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[7]         ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[8]         ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; GPIO_1[9]         ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_CONV_USB_N    ; E9    ; 8A       ; 30           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; D9    ; 8A       ; 30           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; B7    ; 8A       ; 32           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_FLASH_DATA[1] ; AG6   ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_FLASH_DATA[2] ; E6    ; 8A       ; 4            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_FLASH_DATA[3] ; C4    ; 8A       ; 20           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_GSENSOR_INT   ; D5    ; 8A       ; 20           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_I2C1_SCLK     ; AF8   ; 3A       ; 10           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_I2C1_SDAT     ; F9    ; 8A       ; 2            ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_I2C2_SCLK     ; AG7   ; 3A       ; 10           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_I2C2_SDAT     ; A9    ; 8A       ; 34           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_I2C_CONTROL   ; D6    ; 8A       ; 22           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_KEY           ; C8    ; 8A       ; 30           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_LED           ; F8    ; 8A       ; 2            ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; A4    ; 8A       ; 24           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; PS2_CLK           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; PS2_CLK2          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; PS2_DAT           ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
; PS2_DAT2          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                      ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 21 / 32 ( 66 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 13 / 22 ( 59 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 64 / 80 ( 80 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D10      ; 472        ; 8A             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F9       ; 534        ; 8A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                        ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; TD_RESET_N          ; Missing drive strength and slew rate ;
; HEX0[0]             ; Missing drive strength and slew rate ;
; HEX0[1]             ; Missing drive strength and slew rate ;
; HEX0[2]             ; Missing drive strength and slew rate ;
; HEX0[3]             ; Missing drive strength and slew rate ;
; HEX0[4]             ; Missing drive strength and slew rate ;
; HEX0[5]             ; Missing drive strength and slew rate ;
; HEX0[6]             ; Missing drive strength and slew rate ;
; HEX1[0]             ; Missing drive strength and slew rate ;
; HEX1[1]             ; Missing drive strength and slew rate ;
; HEX1[2]             ; Missing drive strength and slew rate ;
; HEX1[3]             ; Missing drive strength and slew rate ;
; HEX1[4]             ; Missing drive strength and slew rate ;
; HEX1[5]             ; Missing drive strength and slew rate ;
; HEX1[6]             ; Missing drive strength and slew rate ;
; HEX2[0]             ; Missing drive strength and slew rate ;
; HEX2[1]             ; Missing drive strength and slew rate ;
; HEX2[2]             ; Missing drive strength and slew rate ;
; HEX2[3]             ; Missing drive strength and slew rate ;
; HEX2[4]             ; Missing drive strength and slew rate ;
; HEX2[5]             ; Missing drive strength and slew rate ;
; HEX2[6]             ; Missing drive strength and slew rate ;
; HEX3[0]             ; Missing drive strength and slew rate ;
; HEX3[1]             ; Missing drive strength and slew rate ;
; HEX3[2]             ; Missing drive strength and slew rate ;
; HEX3[3]             ; Missing drive strength and slew rate ;
; HEX3[4]             ; Missing drive strength and slew rate ;
; HEX3[5]             ; Missing drive strength and slew rate ;
; HEX3[6]             ; Missing drive strength and slew rate ;
; HEX4[0]             ; Missing drive strength and slew rate ;
; HEX4[1]             ; Missing drive strength and slew rate ;
; HEX4[2]             ; Missing drive strength and slew rate ;
; HEX4[3]             ; Missing drive strength and slew rate ;
; HEX4[4]             ; Missing drive strength and slew rate ;
; HEX4[5]             ; Missing drive strength and slew rate ;
; HEX4[6]             ; Missing drive strength and slew rate ;
; HEX5[0]             ; Missing drive strength and slew rate ;
; HEX5[1]             ; Missing drive strength and slew rate ;
; HEX5[2]             ; Missing drive strength and slew rate ;
; HEX5[3]             ; Missing drive strength and slew rate ;
; HEX5[4]             ; Missing drive strength and slew rate ;
; HEX5[5]             ; Missing drive strength and slew rate ;
; HEX5[6]             ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing drive strength and slew rate ;
; VGA_B[2]            ; Missing drive strength and slew rate ;
; VGA_B[3]            ; Missing drive strength and slew rate ;
; VGA_B[4]            ; Missing drive strength and slew rate ;
; VGA_B[5]            ; Missing drive strength and slew rate ;
; VGA_B[6]            ; Missing drive strength and slew rate ;
; VGA_B[7]            ; Missing drive strength and slew rate ;
; VGA_BLANK_N         ; Missing drive strength and slew rate ;
; VGA_CLK             ; Missing drive strength and slew rate ;
; VGA_G[0]            ; Missing drive strength and slew rate ;
; VGA_G[1]            ; Missing drive strength and slew rate ;
; VGA_G[2]            ; Missing drive strength and slew rate ;
; VGA_G[3]            ; Missing drive strength and slew rate ;
; VGA_G[4]            ; Missing drive strength and slew rate ;
; VGA_G[5]            ; Missing drive strength and slew rate ;
; VGA_G[6]            ; Missing drive strength and slew rate ;
; VGA_G[7]            ; Missing drive strength and slew rate ;
; VGA_HS              ; Missing drive strength and slew rate ;
; VGA_R[0]            ; Missing drive strength and slew rate ;
; VGA_R[1]            ; Missing drive strength and slew rate ;
; VGA_R[2]            ; Missing drive strength and slew rate ;
; VGA_R[3]            ; Missing drive strength and slew rate ;
; VGA_R[4]            ; Missing drive strength and slew rate ;
; VGA_R[5]            ; Missing drive strength and slew rate ;
; VGA_R[6]            ; Missing drive strength and slew rate ;
; VGA_R[7]            ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing drive strength and slew rate ;
; VGA_VS              ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; AUD_DACDAT          ; Missing drive strength and slew rate ;
; AUD_XCK             ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK       ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; FAN_CTRL            ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; PS2_CLK             ; Missing drive strength and slew rate ;
; PS2_CLK2            ; Missing drive strength and slew rate ;
; PS2_DAT             ; Missing drive strength and slew rate ;
; PS2_DAT2            ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; AUD_ADCLRCK         ; Missing drive strength and slew rate ;
; AUD_BCLK            ; Missing drive strength and slew rate ;
; AUD_DACLRCK         ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT       ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; HPS_ENET_RX_DATA[3] ; Missing location assignment          ;
; HPS_FLASH_DCLK      ; Missing location assignment          ;
; HPS_FLASH_NCSO      ; Missing location assignment          ;
; HPS_SPIM_CLK        ; Missing location assignment          ;
; HPS_SPIM_MISO       ; Missing location assignment          ;
; HPS_SPIM_MOSI       ; Missing location assignment          ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_CONV_USB_N      ; Missing location assignment          ;
; HPS_ENET_INT_N      ; Missing location assignment          ;
; HPS_FLASH_DATA[0]   ; Missing location assignment          ;
; HPS_FLASH_DATA[1]   ; Missing location assignment          ;
; HPS_FLASH_DATA[2]   ; Missing location assignment          ;
; HPS_FLASH_DATA[3]   ; Missing location assignment          ;
; HPS_GSENSOR_INT     ; Missing location assignment          ;
; HPS_I2C1_SCLK       ; Missing location assignment          ;
; HPS_I2C1_SDAT       ; Missing location assignment          ;
; HPS_I2C2_SCLK       ; Missing location assignment          ;
; HPS_I2C2_SDAT       ; Missing location assignment          ;
; HPS_I2C_CONTROL     ; Missing location assignment          ;
; HPS_KEY             ; Missing location assignment          ;
; HPS_LED             ; Missing location assignment          ;
; HPS_SPIM_SS         ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                               ;                            ;
+---------------------------------------------------------------------------------------------------------------+----------------------------+
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                               ; Integer PLL                ;
;     -- PLL Location                                                                                           ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                ; none                       ;
;     -- PLL Bandwidth                                                                                          ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                              ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                             ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                      ; 420.0 MHz                  ;
;     -- PLL Operation Mode                                                                                     ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                      ; 35.714286 MHz              ;
;     -- PLL Freq Max Lock                                                                                      ; 95.238095 MHz              ;
;     -- PLL Enable                                                                                             ; On                         ;
;     -- PLL Fractional Division                                                                                ; N/A                        ;
;     -- M Counter                                                                                              ; 42                         ;
;     -- N Counter                                                                                              ; 5                          ;
;     -- PLL Refclk Select                                                                                      ;                            ;
;             -- PLL Refclk Select Location                                                                     ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                             ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                             ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                ; N/A                        ;
;             -- CORECLKIN source                                                                               ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                             ; N/A                        ;
;             -- PLLIQCLKIN source                                                                              ; N/A                        ;
;             -- RXIQCLKIN source                                                                               ; N/A                        ;
;             -- CLKIN(0) source                                                                                ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                ; N/A                        ;
;             -- CLKIN(2) source                                                                                ; N/A                        ;
;             -- CLKIN(3) source                                                                                ; N/A                        ;
;     -- PLL Output Counter                                                                                     ;                            ;
;         -- PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                         ; 140.0 MHz                  ;
;             -- Output Clock Location                                                                          ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                         ; On                         ;
;             -- Duty Cycle                                                                                     ; 50.0000                    ;
;             -- Phase Shift                                                                                    ; 0.000000 degrees           ;
;             -- C Counter                                                                                      ; 3                          ;
;             -- C Counter PH Mux PRST                                                                          ; 0                          ;
;             -- C Counter PRST                                                                                 ; 1                          ;
;         -- PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                         ; 10.0 MHz                   ;
;             -- Output Clock Location                                                                          ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                         ; Off                        ;
;             -- Duty Cycle                                                                                     ; 50.0000                    ;
;             -- Phase Shift                                                                                    ; 0.000000 degrees           ;
;             -- C Counter                                                                                      ; 42                         ;
;             -- C Counter PH Mux PRST                                                                          ; 0                          ;
;             -- C Counter PRST                                                                                 ; 1                          ;
;                                                                                                               ;                            ;
+---------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE1_SoC_Default                                                                              ; 5379.5 (0.5)         ; 6411.0 (0.5)                     ; 1074.5 (0.0)                                      ; 43.0 (0.0)                       ; 0.0 (0.0)            ; 8234 (1)            ; 8219 (0)                  ; 226 (226)     ; 159616            ; 63    ; 4          ; 366  ; 0            ; |DE1_SoC_Default                                                                                                                                                                                                                                                                                                                                   ; DE1_SoC_Default                                   ; work         ;
;    |PLL_IP:u_PLL_IP|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|PLL_IP:u_PLL_IP                                                                                                                                                                                                                                                                                                                   ; PLL_IP                                            ; PLL_IP       ;
;       |PLL_IP_0002:pll_ip_inst|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst                                                                                                                                                                                                                                                                                           ; PLL_IP_0002                                       ; PLL_IP       ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                   ; altera_pll                                        ; work         ;
;    |async_fifo:HOG_SERIALIZER[0].u_async_fifo|                                                ; 38.0 (0.0)           ; 541.8 (0.0)                      ; 504.0 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 1187 (0)                  ; 0 (0)         ; 9216              ; 29    ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |fifomem:fifomem|                                                                       ; 28.5 (28.5)          ; 523.8 (523.8)                    ; 495.5 (495.5)                                     ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 1153 (1153)               ; 0 (0)         ; 9216              ; 29    ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                                                         ; fifomem                                           ; work         ;
;          |altsyncram:mem_rtl_0|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9216              ; 29    ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                    ; altsyncram                                        ; work         ;
;             |altsyncram_e9j1:auto_generated|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9216              ; 29    ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_e9j1:auto_generated                                                                                                                                                                                                                     ; altsyncram_e9j1                                   ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; -0.3 (-0.3)          ; 3.5 (3.5)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; -0.3 (-0.3)          ; 3.0 (3.0)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 4.8 (4.8)            ; 6.0 (6.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[0].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |async_fifo:HOG_SERIALIZER[1].u_async_fifo|                                                ; 14.2 (0.0)           ; 18.6 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[1].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[1].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; 1.2 (1.2)            ; 2.6 (2.6)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[1].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[1].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 7.3 (7.3)            ; 7.9 (7.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[1].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |async_fifo:HOG_SERIALIZER[2].u_async_fifo|                                                ; 14.2 (0.0)           ; 19.2 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[2].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[2].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; 1.2 (1.2)            ; 3.0 (3.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[2].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; 0.8 (0.8)            ; 3.2 (3.2)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[2].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 7.3 (7.3)            ; 8.1 (8.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |async_fifo:HOG_SERIALIZER[3].u_async_fifo|                                                ; 14.3 (0.0)           ; 19.2 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[3].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 4.9 (4.9)            ; 5.3 (5.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[3].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; 0.6 (0.6)            ; 3.8 (3.8)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[3].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; 1.4 (1.4)            ; 2.8 (2.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[3].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[3].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |async_fifo:HOG_SERIALIZER[4].u_async_fifo|                                                ; 15.0 (0.0)           ; 19.3 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[4].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[4].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; 1.1 (1.1)            ; 2.2 (2.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[4].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; 0.9 (0.9)            ; 3.4 (3.4)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[4].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 8.1 (8.1)            ; 8.9 (8.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |async_fifo:HOG_SERIALIZER[5].u_async_fifo|                                                ; 14.7 (0.0)           ; 18.4 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[5].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[5].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; 1.3 (1.3)            ; 2.6 (2.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[5].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; 1.1 (1.1)            ; 2.9 (2.9)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[5].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 7.3 (7.3)            ; 8.1 (8.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |async_fifo:HOG_SERIALIZER[6].u_async_fifo|                                                ; 11.7 (0.0)           ; 18.2 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[6].u_async_fifo                                                                                                                                                                                                                                                                                         ; async_fifo                                        ; work         ;
;       |rptr_empty:rptr_empty|                                                                 ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[6].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                                                   ; rptr_empty                                        ; work         ;
;       |sync_r2w:sync_r2w|                                                                     ; 0.2 (0.2)            ; 3.2 (3.2)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[6].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                                                       ; sync_r2w                                          ; work         ;
;       |sync_w2r:sync_w2r|                                                                     ; 0.4 (0.4)            ; 3.4 (3.4)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[6].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                                                       ; sync_w2r                                          ; work         ;
;       |wptr_full:wptr_full|                                                                   ; 6.1 (6.1)            ; 6.6 (6.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|async_fifo:HOG_SERIALIZER[6].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                                                     ; wptr_full                                         ; work         ;
;    |ext_bus:u_ext_bus|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|ext_bus:u_ext_bus                                                                                                                                                                                                                                                                                                                 ; ext_bus                                           ; work         ;
;    |hps0:hps_block|                                                                           ; 968.4 (0.0)          ; 993.9 (0.0)                      ; 35.2 (0.0)                                        ; 9.6 (0.0)                        ; 0.0 (0.0)            ; 1526 (0)            ; 1019 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block                                                                                                                                                                                                                                                                                                                    ; hps0                                              ; hps0         ;
;       |altera_reset_controller:rst_controller|                                                ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; hps0         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; hps0         ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; hps0         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; hps0         ;
;       |hps0_bridge_0:bridge_0|                                                                ; 318.5 (318.5)        ; 315.8 (315.8)                    ; 6.2 (6.2)                                         ; 8.8 (8.8)                        ; 0.0 (0.0)            ; 403 (403)           ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_bridge_0:bridge_0                                                                                                                                                                                                                                                                                             ; hps0_bridge_0                                     ; hps0         ;
;       |hps0_hps_0:hps_0|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0                                                                                                                                                                                                                                                                                                   ; hps0_hps_0                                        ; hps0         ;
;          |hps0_hps_0_fpga_interfaces:fpga_interfaces|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                        ; hps0_hps_0_fpga_interfaces                        ; hps0         ;
;          |hps0_hps_0_hps_io:hps_io|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                          ; hps0_hps_0_hps_io                                 ; hps0         ;
;             |hps0_hps_0_hps_io_border:border|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; hps0_hps_0_hps_io_border                          ; hps0         ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; hps0         ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; hps0         ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; hps0         ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; hps0         ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; hps0         ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; hps0         ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; hps0         ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; hps0         ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps0         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps0         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps0         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps0         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps0         ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; hps0         ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; hps0         ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; hps0         ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; hps0         ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; hps0         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps0         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps0         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps0         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps0         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps0         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps0         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps0         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps0         ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; hps0         ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; hps0         ;
;       |hps0_mm_interconnect_0:mm_interconnect_0|                                              ; 229.3 (0.0)          ; 241.7 (0.0)                      ; 12.7 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 420 (0)             ; 382 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                           ; hps0_mm_interconnect_0                            ; hps0         ;
;          |altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo|                       ; 129.3 (129.3)        ; 129.8 (129.8)                    ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 258 (258)           ; 255 (255)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|                         ; 21.2 (21.2)          ; 26.2 (26.2)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; hps0         ;
;          |altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|                    ; 46.3 (0.0)           ; 51.7 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; hps0         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 46.3 (46.3)          ; 51.7 (51.7)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; hps0         ;
;          |altera_merlin_slave_agent:bridge_0_avalon_slave_agent|                              ; 9.8 (0.3)            ; 10.6 (0.3)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (1)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; hps0         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 10.2 (10.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; hps0         ;
;          |altera_merlin_slave_translator:bridge_0_avalon_slave_translator|                    ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge_0_avalon_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; hps0         ;
;          |hps0_mm_interconnect_0_cmd_mux:cmd_mux|                                             ; 13.0 (9.8)           ; 13.2 (10.4)                      ; 0.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (34)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; hps0_mm_interconnect_0_cmd_mux                    ; hps0         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; hps0         ;
;          |hps0_mm_interconnect_0_rsp_demux:rsp_demux|                                         ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; hps0_mm_interconnect_0_rsp_demux                  ; hps0         ;
;       |hps0_mm_interconnect_1:mm_interconnect_1|                                              ; 420.0 (0.0)          ; 434.0 (0.0)                      ; 14.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 701 (0)             ; 492 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                           ; hps0_mm_interconnect_1                            ; hps0         ;
;          |altera_avalon_sc_fifo:hog_in_s1_agent_rdata_fifo|                                   ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|                                     ; 19.3 (19.3)          ; 19.5 (19.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:hog_out_s1_agent_rdata_fifo|                                  ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|                                    ; 19.3 (19.3)          ; 20.4 (20.4)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:input_pixel_s1_agent_rdata_fifo|                              ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo|                                ; 19.3 (19.3)          ; 20.3 (20.3)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:switch_out_s1_agent_rdata_fifo|                               ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|                                 ; 18.3 (18.3)          ; 19.1 (19.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; hps0         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 30.0 (14.5)          ; 30.0 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (26)             ; 14 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; hps0         ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 15.3 (15.3)          ; 15.5 (15.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; altera_merlin_address_alignment                   ; hps0         ;
;          |altera_merlin_burst_adapter:hog_in_s1_burst_adapter|                                ; 34.2 (0.0)           ; 35.8 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; hps0         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 34.2 (34.2)          ; 35.8 (35.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; hps0         ;
;          |altera_merlin_burst_adapter:hog_out_s1_burst_adapter|                               ; 33.3 (0.0)           ; 35.1 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                       ; hps0         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 33.3 (33.3)          ; 35.1 (35.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ; altera_merlin_burst_adapter_13_1                  ; hps0         ;
;          |altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|                           ; 34.1 (0.0)           ; 36.7 (0.0)                       ; 2.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; hps0         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 34.1 (34.1)          ; 36.7 (36.7)                      ; 2.8 (2.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 43 (43)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; hps0         ;
;          |altera_merlin_burst_adapter:switch_out_s1_burst_adapter|                            ; 32.7 (0.0)           ; 32.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; hps0         ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 32.7 (32.7)          ; 32.7 (32.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; hps0         ;
;          |altera_merlin_slave_agent:hog_in_s1_agent|                                          ; 16.7 (5.8)           ; 17.0 (5.8)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_in_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; hps0         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 11.2 (11.2)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; hps0         ;
;          |altera_merlin_slave_agent:hog_out_s1_agent|                                         ; 17.2 (6.2)           ; 17.5 (6.2)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (11)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; hps0         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.7 (10.7)          ; 11.3 (11.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                  ; hps0         ;
;          |altera_merlin_slave_agent:input_pixel_s1_agent|                                     ; 17.5 (6.5)           ; 18.2 (6.6)                       ; 0.7 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; hps0         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 11.0 (11.0)          ; 11.7 (11.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; hps0         ;
;          |altera_merlin_slave_agent:switch_out_s1_agent|                                      ; 16.4 (5.7)           ; 16.6 (5.7)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; hps0         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.9 (10.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; hps0         ;
;          |altera_merlin_slave_translator:hog_in_s1_translator|                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_in_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; hps0         ;
;          |altera_merlin_slave_translator:hog_out_s1_translator|                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_out_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; hps0         ;
;          |altera_merlin_slave_translator:input_pixel_s1_translator|                           ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:input_pixel_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; hps0         ;
;          |altera_merlin_slave_translator:switch_out_s1_translator|                            ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; hps0         ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 9.9 (9.9)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; hps0         ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; hps0         ;
;          |hps0_mm_interconnect_1_cmd_demux:cmd_demux|                                         ; 5.7 (5.7)            ; 6.5 (6.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                ; hps0_mm_interconnect_1_cmd_demux                  ; hps0         ;
;          |hps0_mm_interconnect_1_cmd_demux:cmd_demux_001|                                     ; 8.6 (8.6)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                            ; hps0_mm_interconnect_1_cmd_demux                  ; hps0         ;
;          |hps0_mm_interconnect_1_cmd_mux:cmd_mux|                                             ; 8.8 (6.5)            ; 10.6 (7.3)                       ; 1.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (20)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; hps0_mm_interconnect_1_cmd_mux                    ; hps0         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 3.3 (3.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; hps0         ;
;          |hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|                                         ; 8.9 (5.9)            ; 9.0 (6.6)                        ; 0.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (20)             ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                ; hps0_mm_interconnect_1_cmd_mux                    ; hps0         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                          ; hps0         ;
;          |hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|                                         ; 8.2 (5.8)            ; 8.5 (5.8)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (20)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                ; hps0_mm_interconnect_1_cmd_mux                    ; hps0         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                          ; hps0         ;
;          |hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|                                         ; 8.6 (6.3)            ; 9.5 (6.7)                        ; 1.1 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (20)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                ; hps0_mm_interconnect_1_cmd_mux                    ; hps0         ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                          ; hps0         ;
;          |hps0_mm_interconnect_1_router:router|                                               ; 1.3 (1.3)            ; 2.3 (2.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router:router                                                                                                                                                                                                                                      ; hps0_mm_interconnect_1_router                     ; hps0         ;
;          |hps0_mm_interconnect_1_router:router_001|                                           ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                  ; hps0_mm_interconnect_1_router                     ; hps0         ;
;          |hps0_mm_interconnect_1_rsp_demux:rsp_demux|                                         ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; hps0_mm_interconnect_1_rsp_demux                  ; hps0         ;
;          |hps0_mm_interconnect_1_rsp_demux:rsp_demux_001|                                     ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                            ; hps0_mm_interconnect_1_rsp_demux                  ; hps0         ;
;          |hps0_mm_interconnect_1_rsp_demux:rsp_demux_002|                                     ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                            ; hps0_mm_interconnect_1_rsp_demux                  ; hps0         ;
;          |hps0_mm_interconnect_1_rsp_demux:rsp_demux_003|                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                            ; hps0_mm_interconnect_1_rsp_demux                  ; hps0         ;
;          |hps0_mm_interconnect_1_rsp_mux:rsp_mux|                                             ; 6.5 (6.5)            ; 8.1 (8.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                    ; hps0_mm_interconnect_1_rsp_mux                    ; hps0         ;
;          |hps0_mm_interconnect_1_rsp_mux:rsp_mux_001|                                         ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                ; hps0_mm_interconnect_1_rsp_mux                    ; hps0         ;
;    |top:hog_top|                                                                              ; 3705.8 (0.0)         ; 4177.5 (0.0)                     ; 504.8 (0.0)                                       ; 33.2 (0.0)                       ; 0.0 (0.0)            ; 6536 (0)            ; 4635 (0)                  ; 0 (0)         ; 150400            ; 34    ; 4          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top                                                                                                                                                                                                                                                                                                                       ; top                                               ; work         ;
;       |gaussian_pyramid:u_gaussian_pyramid|                                                   ; 552.7 (4.0)          ; 561.9 (4.0)                      ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 967 (6)             ; 446 (0)                   ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid                                                                                                                                                                                                                                                                                   ; gaussian_pyramid                                  ; work         ;
;          |gaussian_filter:PYRAMID[0].u_gaussian_filter|                                       ; 213.7 (0.3)          ; 221.5 (0.3)                      ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 387 (1)             ; 114 (0)                   ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |gaussian_operator:u_gaussian_operator|                                           ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                                                                ; gaussian_operator                                 ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 203.0 (0.0)          ; 210.8 (0.0)                      ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 354 (0)             ; 114 (0)                   ; 0 (0)         ; 11264             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 82.3 (82.3)          ; 83.8 (83.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (151)           ; 24 (24)                   ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                             ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                        ; altsyncram                                        ; work         ;
;                         |altsyncram_s5q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                         ; altsyncram_s5q1                                   ; work         ;
;                |custom_fifo:first_line|                                                       ; 103.5 (103.5)        ; 104.3 (104.3)                    ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 185 (185)           ; 37 (37)                   ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ; altsyncram                                        ; work         ;
;                         |altsyncram_s5q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6144              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                    ; altsyncram_s5q1                                   ; work         ;
;                |kernel:kernel_block|                                                          ; 17.2 (0.0)           ; 22.8 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 7.2 (7.2)            ; 9.8 (9.8)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 5.2 (5.2)            ; 6.8 (6.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.8 (4.8)            ; 6.2 (6.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;          |gaussian_filter:PYRAMID[1].u_gaussian_filter|                                       ; 55.2 (0.8)           ; 55.3 (0.8)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (2)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 54.3 (0.0)           ; 54.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.3 (10.3)          ; 10.9 (10.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 32.2 (32.2)          ; 32.2 (32.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 11.4 (0.0)           ; 11.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;          |gaussian_filter:PYRAMID[2].u_gaussian_filter|                                       ; 54.7 (0.7)           ; 54.7 (0.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (2)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 54.0 (0.0)           ; 54.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 30.5 (30.5)          ; 30.7 (30.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 12.3 (0.0)           ; 12.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;          |gaussian_filter:PYRAMID[3].u_gaussian_filter|                                       ; 54.8 (0.3)           ; 54.9 (0.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (1)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 54.5 (0.0)           ; 54.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 30.2 (30.2)          ; 30.2 (30.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 13.2 (0.0)           ; 13.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;          |gaussian_filter:PYRAMID[4].u_gaussian_filter|                                       ; 55.2 (0.7)           ; 55.2 (0.8)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (2)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 54.3 (0.0)           ; 54.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.8 (10.8)          ; 10.9 (10.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 31.0 (31.0)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 12.4 (0.0)           ; 12.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;          |gaussian_filter:PYRAMID[5].u_gaussian_filter|                                       ; 59.3 (0.7)           ; 59.5 (0.8)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (2)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 58.7 (0.0)           ; 58.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 12.6 (12.6)          ; 12.6 (12.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 32.3 (32.3)          ; 32.3 (32.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 13.7 (0.0)           ; 13.8 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;          |gaussian_filter:PYRAMID[6].u_gaussian_filter|                                       ; 55.8 (0.0)           ; 56.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter                                                                                                                                                                                                                                      ; gaussian_filter                                   ; work         ;
;             |lin_buff:u_lin_buff|                                                             ; 55.8 (0.0)           ; 56.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                                                  ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 9.5 (9.5)            ; 10.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 32.8 (32.8)          ; 33.3 (33.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                                                           ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                                                              ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                 ; kernel_shiftreg                                   ; work         ;
;       |hog:HOG[0].u_hog|                                                                      ; 1781.7 (0.0)         ; 2229.0 (0.0)                     ; 480.5 (0.0)                                       ; 33.2 (0.0)                       ; 0.0 (0.0)            ; 3103 (0)            ; 2295 (0)                  ; 0 (0)         ; 139136            ; 32    ; 4          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 258.9 (0.0)          ; 267.2 (0.0)                      ; 14.3 (0.0)                                        ; 6.1 (0.0)                        ; 0.0 (0.0)            ; 442 (0)             ; 143 (0)                   ; 0 (0)         ; 16384             ; 2     ; 4          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |abs:u_abs|                                                                       ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                                                          ; abs                                               ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 10.3 (10.3)          ; 10.8 (10.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |hog_magnitude:u_hog_magnitude|                                                   ; 11.7 (11.7)          ; 13.0 (13.0)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                                                      ; hog_magnitude                                     ; work         ;
;             |hog_orientation:u_hog_orientation|                                               ; 26.9 (26.9)          ; 26.0 (26.0)                      ; 3.8 (3.8)                                         ; 4.7 (4.7)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                                                  ; hog_orientation                                   ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 201.5 (0.0)          ; 209.2 (0.0)                      ; 9.0 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 341 (0)             ; 124 (0)                   ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 75.3 (75.3)          ; 76.8 (76.8)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (137)           ; 24 (24)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                                                      ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_s5q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                                                  ; altsyncram_s5q1                                   ; work         ;
;                |custom_fifo:first_line|                                                       ; 104.0 (104.0)        ; 104.7 (104.7)                    ; 2.0 (2.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 184 (184)           ; 37 (37)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                                                                 ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                         |altsyncram_s5q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                                                             ; altsyncram_s5q1                                   ; work         ;
;                |kernel:kernel_block|                                                          ; 22.2 (0.0)           ; 27.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 9.5 (9.5)            ; 12.0 (12.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 7.0 (7.0)            ; 8.8 (8.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 5.7 (5.7)            ; 6.8 (6.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 787.4 (0.0)          ; 775.6 (0.0)                      ; 11.4 (0.0)                                        ; 23.2 (0.0)                       ; 0.0 (0.0)            ; 1508 (0)            ; 391 (0)                   ; 0 (0)         ; 88704             ; 19    ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 434.3 (0.0)          ; 439.3 (0.0)                      ; 7.2 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 727 (0)             ; 273 (0)                   ; 0 (0)         ; 88704             ; 19    ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 53.4 (53.4)          ; 54.9 (54.9)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 21 (21)                   ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                                              ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                          ; altsyncram_46q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 55.3 (55.3)          ; 56.1 (56.1)                      ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 98 (98)             ; 19 (19)                   ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                                                              ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                          ; altsyncram_46q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 55.2 (55.2)          ; 56.0 (56.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 22 (22)                   ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                                                              ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                          ; altsyncram_46q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 54.8 (54.8)          ; 56.3 (56.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (97)             ; 22 (22)                   ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                                                              ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                          ; altsyncram_46q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 61.8 (61.8)          ; 61.8 (61.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 109 (109)           ; 20 (20)                   ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                                                              ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                          ; altsyncram_46q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 61.1 (61.1)          ; 62.3 (62.3)                      ; 1.7 (1.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 108 (108)           ; 21 (21)                   ; 0 (0)         ; 4224              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4224              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                                                              ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4224              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4224              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                          ; altsyncram_46q1                                   ; work         ;
;                |custom_fifo:first_line|                                                       ; 50.4 (50.4)          ; 51.1 (51.1)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 96 (96)             ; 20 (20)                   ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                                                         ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                                    ; altsyncram                                        ; work         ;
;                         |altsyncram_46q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 14080             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                                                     ; altsyncram_46q1                                   ; work         ;
;                |kernel:kernel_block|                                                          ; 42.1 (0.0)           ; 40.8 (0.0)                       ; 0.0 (0.0)                                         ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 30.9 (30.9)          ; 29.5 (29.5)                      ; 0.0 (0.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.9 (1.9)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |partial_histogram_add:histogram_adder|                                           ; 254.3 (254.3)        ; 234.6 (234.6)                    ; 0.0 (0.0)                                         ; 19.7 (19.7)                      ; 0.0 (0.0)            ; 540 (540)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                                                                ; partial_histogram_add                             ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 98.4 (98.4)          ; 101.7 (101.7)                    ; 4.7 (4.7)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 241 (241)           ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 359.0 (0.0)          ; 768.9 (0.0)                      ; 410.2 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 650 (0)             ; 1273 (0)                  ; 0 (0)         ; 16128             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 359.0 (0.0)          ; 768.9 (0.0)                      ; 410.2 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 650 (0)             ; 1273 (0)                  ; 0 (0)         ; 16128             ; 7     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 42.2 (42.2)          ; 44.3 (44.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 22 (22)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                                  ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                              ; altsyncram_e0q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 42.3 (42.3)          ; 43.6 (43.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 19 (19)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                                                  ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                              ; altsyncram_e0q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 42.8 (42.8)          ; 44.5 (44.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 23 (23)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                                                  ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                              ; altsyncram_e0q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 42.5 (42.5)          ; 46.3 (46.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 23 (23)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                                                  ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                              ; altsyncram_e0q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 42.6 (42.6)          ; 45.9 (45.9)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 21 (21)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                                                  ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                              ; altsyncram_e0q1                                   ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 45.1 (45.1)          ; 46.1 (46.1)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 21 (21)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                                                  ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                              ; altsyncram_e0q1                                   ; work         ;
;                |custom_fifo:first_line|                                                       ; 44.3 (44.3)          ; 46.0 (46.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 23 (23)                   ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                                             ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                         |altsyncram_e0q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2304              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                                                         ; altsyncram_e0q1                                   ; work         ;
;                |kernel:kernel_block|                                                          ; 57.1 (0.0)           ; 452.1 (0.0)                      ; 395.2 (0.0)                                       ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 1121 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 19.6 (19.6)          ; 67.1 (67.1)                      ; 47.5 (47.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 175 (175)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 5.4 (5.4)            ; 52.8 (52.8)                      ; 47.5 (47.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 6.7 (6.7)            ; 54.2 (54.2)                      ; 47.5 (47.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 4.3 (4.3)            ; 54.9 (54.9)                      ; 50.6 (50.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 5.2 (5.2)            ; 56.0 (56.0)                      ; 50.7 (50.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 5.7 (5.7)            ; 55.3 (55.3)                      ; 49.7 (49.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 5.2 (5.2)            ; 56.8 (56.8)                      ; 51.6 (51.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 4.9 (4.9)            ; 55.0 (55.0)                      ; 50.1 (50.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 376.4 (0.0)          ; 417.3 (0.0)                      ; 44.6 (0.0)                                        ; 3.7 (0.0)                        ; 0.0 (0.0)            ; 503 (0)             ; 488 (0)                   ; 0 (0)         ; 17920             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 168.1 (0.0)          ; 194.7 (0.0)                      ; 28.7 (0.0)                                        ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 488 (0)                   ; 0 (0)         ; 17920             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 59.0 (59.0)          ; 62.2 (62.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (107)           ; 31 (31)                   ; 0 (0)         ; 17920             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                   |true_dual_port:mem|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17920             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                                                          ; true_dual_port                                    ; work         ;
;                      |altsyncram:ram_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17920             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                                                     ; altsyncram                                        ; work         ;
;                         |altsyncram_a6q1:auto_generated|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 17920             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                                                      ; altsyncram_a6q1                                   ; work         ;
;                |kernel:kernel_block|                                                          ; 109.1 (0.0)          ; 132.5 (0.0)                      ; 25.5 (0.0)                                        ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 457 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 71.7 (71.7)          ; 86.8 (86.8)                      ; 16.6 (16.6)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 312 (312)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 37.4 (37.4)          ; 45.7 (45.7)                      ; 8.9 (8.9)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;             |normalization:u_normalization|                                                   ; 208.3 (208.3)        ; 222.6 (222.6)                    ; 15.9 (15.9)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 383 (383)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                                                                ; normalization                                     ; work         ;
;       |hog:HOG[1].u_hog|                                                                      ; 228.1 (0.0)          ; 228.7 (0.0)                      ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 410 (0)             ; 315 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 56.8 (0.0)           ; 56.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 55.6 (0.0)           ; 55.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 33.6 (33.6)          ; 33.6 (33.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 11.2 (0.0)           ; 11.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 68.3 (0.0)           ; 68.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 64.1 (0.0)           ; 64.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.6 (6.6)            ; 7.0 (7.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 9.4 (0.0)            ; 9.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 81.2 (0.0)           ; 81.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 81.2 (0.0)           ; 81.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 6.9 (6.9)            ; 6.9 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 7.4 (7.4)            ; 7.7 (7.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 9.3 (9.3)            ; 9.6 (9.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 28.5 (0.0)           ; 28.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 21.7 (0.0)           ; 21.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 21.7 (0.0)           ; 21.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 17.2 (17.2)          ; 17.2 (17.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;       |hog:HOG[2].u_hog|                                                                      ; 227.8 (0.0)          ; 228.2 (0.0)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 407 (0)             ; 318 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 56.7 (0.0)           ; 56.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 55.6 (0.0)           ; 55.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 33.8 (33.8)          ; 33.8 (33.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 68.2 (0.0)           ; 68.6 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (0)             ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 64.5 (0.0)           ; 64.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 93 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.6 (6.6)            ; 6.7 (6.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.8 (7.8)            ; 8.0 (8.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 7.8 (7.8)            ; 8.0 (8.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 9.1 (9.1)            ; 9.2 (9.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 80.7 (0.0)           ; 80.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 80.7 (0.0)           ; 80.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.1 (6.1)            ; 6.3 (6.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 7.4 (7.4)            ; 7.5 (7.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 9.3 (9.3)            ; 9.4 (9.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 28.0 (0.0)           ; 28.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 3.2 (3.2)            ; 3.4 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 21.7 (0.0)           ; 22.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 21.7 (0.0)           ; 22.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 17.2 (17.2)          ; 17.8 (17.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;       |hog:HOG[3].u_hog|                                                                      ; 228.0 (0.0)          ; 232.0 (0.0)                      ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 411 (0)             ; 314 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 57.2 (0.0)           ; 57.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 55.9 (0.0)           ; 56.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.8 (10.8)          ; 11.1 (11.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 32.8 (32.8)          ; 33.1 (33.1)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 68.0 (0.0)           ; 68.9 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 64.3 (0.0)           ; 65.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 7.9 (7.9)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 9.4 (9.4)            ; 9.9 (9.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 6.8 (6.8)            ; 7.2 (7.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 9.1 (0.0)            ; 9.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 81.2 (0.0)           ; 82.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 81.2 (0.0)           ; 82.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.1 (6.1)            ; 6.1 (6.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 7.9 (7.9)            ; 8.5 (8.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 7.3 (7.3)            ; 7.8 (7.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 28.7 (0.0)           ; 29.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.7 (3.7)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 21.7 (0.0)           ; 23.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 21.7 (0.0)           ; 23.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 17.2 (17.2)          ; 18.5 (18.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 4.5 (0.0)            ; 4.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.5 (2.5)            ; 2.6 (2.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;       |hog:HOG[4].u_hog|                                                                      ; 232.2 (0.0)          ; 233.8 (0.0)                      ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 413 (0)             ; 315 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 61.0 (0.0)           ; 61.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 59.5 (0.0)           ; 59.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 12.1 (12.1)          ; 12.1 (12.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 33.3 (33.3)          ; 33.4 (33.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 13.8 (0.0)           ; 14.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 4.5 (4.5)            ; 4.7 (4.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 68.9 (0.0)           ; 68.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (0)             ; 98 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 64.7 (0.0)           ; 64.9 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 8.0 (8.0)            ; 8.1 (8.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 9.2 (9.2)            ; 9.9 (9.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 9.3 (0.0)            ; 9.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 80.5 (0.0)           ; 82.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 80.5 (0.0)           ; 82.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 128 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.4 (8.4)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.6 (7.6)            ; 7.9 (7.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 7.2 (7.2)            ; 7.7 (7.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 8.8 (8.8)            ; 9.4 (9.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 27.8 (0.0)           ; 28.4 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.5 (3.5)            ; 4.1 (4.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 21.5 (0.0)           ; 21.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 21.5 (0.0)           ; 21.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 16.8 (16.8)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 4.5 (0.0)            ; 4.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;       |hog:HOG[5].u_hog|                                                                      ; 226.7 (0.0)          ; 227.7 (0.0)                      ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 404 (0)             ; 315 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 55.2 (0.0)           ; 56.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 54.2 (0.0)           ; 55.3 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 31.7 (31.7)          ; 33.2 (33.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 11.2 (0.0)           ; 11.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 69.2 (0.0)           ; 69.6 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (0)             ; 100 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 64.7 (0.0)           ; 65.1 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.6 (6.6)            ; 6.7 (6.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 8.0 (8.0)            ; 8.4 (8.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 9.8 (0.0)            ; 10.1 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 80.6 (0.0)           ; 80.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 80.6 (0.0)           ; 80.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 7.6 (7.6)            ; 7.9 (7.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 7.4 (7.4)            ; 7.5 (7.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 9.2 (9.2)            ; 9.3 (9.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 28.6 (0.0)           ; 28.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.2 (3.2)            ; 3.4 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 21.5 (0.0)           ; 21.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 21.5 (0.0)           ; 21.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 17.1 (17.1)          ; 17.1 (17.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 4.4 (0.0)            ; 4.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;       |hog:HOG[6].u_hog|                                                                      ; 228.8 (0.0)          ; 236.3 (0.0)                      ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 421 (0)             ; 317 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog                                                                                                                                                                                                                                                                                                      ; hog                                               ; work         ;
;          |binning:u_binning|                                                                  ; 61.3 (0.0)           ; 62.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (0)             ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning                                                                                                                                                                                                                                                                                    ; binning                                           ; work         ;
;             |hog_gradient:u_hog_gradient|                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                                                        ; hog_gradient                                      ; work         ;
;             |lin_buff:image_line_buff|                                                        ; 60.3 (0.0)           ; 61.7 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (0)             ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                                                           ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 11.2 (11.2)          ; 11.6 (11.6)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                         ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 35.0 (35.0)          ; 35.7 (35.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                                                    ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 14.2 (0.0)           ; 14.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                                                       ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 4.0 (4.0)            ; 4.6 (4.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                          ; kernel_shiftreg                                   ; work         ;
;          |cell_histogram:u_cell_histogram|                                                    ; 69.7 (0.0)           ; 75.5 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                                                      ; cell_histogram                                    ; work         ;
;             |lin_buff:cell_buff|                                                              ; 65.5 (0.0)           ; 70.0 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                                                   ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 7.3 (7.3)            ; 8.0 (8.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.1 (8.1)            ; 8.5 (8.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 9.5 (9.5)            ; 10.0 (10.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                                 ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 9.2 (9.2)            ; 9.8 (9.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                                                            ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 8.2 (0.0)            ; 9.2 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                                                               ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                                  ; kernel_shiftreg                                   ; work         ;
;             |row_histogram:u_row_histogram|                                                   ; 4.2 (4.2)            ; 5.5 (5.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                                                        ; row_histogram                                     ; work         ;
;          |detection_window:u_detection_window|                                                ; 76.7 (0.0)           ; 77.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                                                  ; detection_window                                  ; work         ;
;             |lin_buff:block_line_buffer|                                                      ; 76.7 (0.0)           ; 77.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (0)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                                                       ; lin_buff                                          ; work         ;
;                |custom_fifo:FIFO_BLK[0].line_buff|                                            ; 5.9 (5.9)            ; 6.1 (6.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[1].line_buff|                                            ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[2].line_buff|                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[3].line_buff|                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[4].line_buff|                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:FIFO_BLK[5].line_buff|                                            ; 6.8 (6.8)            ; 7.1 (7.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                                                     ; custom_fifo                                       ; work         ;
;                |custom_fifo:first_line|                                                       ; 8.7 (8.7)            ; 8.9 (8.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 26.9 (0.0)           ; 26.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                                                   ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|                              ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|                              ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|                              ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                                      ; kernel_shiftreg                                   ; work         ;
;          |norm_block:u_norm_block|                                                            ; 21.2 (0.0)           ; 21.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                                                              ; norm_block                                        ; work         ;
;             |lin_buff:cell_line_buffer|                                                       ; 21.2 (0.0)           ; 21.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                                                    ; lin_buff                                          ; work         ;
;                |custom_fifo:first_line|                                                       ; 16.8 (16.8)          ; 16.9 (16.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                                                             ; custom_fifo                                       ; work         ;
;                |kernel:kernel_block|                                                          ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                                                                ; kernel                                            ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;                   |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                                                   ; kernel_shiftreg                                   ; work         ;
;    |window_serializer:HOG_SERIALIZER[0].u_window_serializer|                                  ; 579.6 (579.6)        ; 580.9 (580.9)                    ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 1161 (1161)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[0].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
;    |window_serializer:HOG_SERIALIZER[1].u_window_serializer|                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[1].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
;    |window_serializer:HOG_SERIALIZER[2].u_window_serializer|                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[2].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
;    |window_serializer:HOG_SERIALIZER[3].u_window_serializer|                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[3].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
;    |window_serializer:HOG_SERIALIZER[4].u_window_serializer|                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[4].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
;    |window_serializer:HOG_SERIALIZER[5].u_window_serializer|                                  ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[5].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
;    |window_serializer:HOG_SERIALIZER[6].u_window_serializer|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_Default|window_serializer:HOG_SERIALIZER[6].u_window_serializer                                                                                                                                                                                                                                                                           ; window_serializer                                 ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; TD_RESET_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_CLK27            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_HS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; TD_VS               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - KEY[0]~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|fifo_write                                                                                                                                                                                  ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~2                                                                                                                                                                                   ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                              ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~4                                                                                                                                                                                   ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always2~0                                                                                                                                                                                              ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always3~0                                                                                                                                                    ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always3~0                                                                                                                                                    ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|Selector1~0                                                                                                                                                                                            ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|r_addr[4]~4                                                                                                                                                                                            ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|r_addr[0]~5                                                                                                                                                                                 ; 0                 ; 0       ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|Selector0~0                                                                                                                                                                                 ; 0                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[23]                                                                                                                                                 ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[22]                                                                                                                                                 ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[21]                                                                                                                                                 ; 0                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[20]                                                                                                                                                 ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[19]                                                                                                                                                 ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|out_data[18]                                                                                                                                                 ; 1                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AA14                              ; 6086    ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 2345    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 5969    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|always0~0                                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y41_N54                   ; 34      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|mem~0                                                                                                                                                                                                                                                                                            ; FF_X29_Y44_N59                        ; 1152    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|mem~1153                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y46_N24                  ; 1152    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                               ; FF_X50_Y40_N26                        ; 40      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X45_Y47_N29                        ; 842     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[25]~7                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y47_N12                   ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[25]~8                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y47_N18                   ; 127     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_bridge_0:bridge_0|avalon_readdata[54]~91                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y47_N15                   ; 100     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_bridge_0:bridge_0|time_out_counter[7]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y47_N9                    ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                             ; LABCELL_X45_Y48_N36                   ; 126     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                               ; LABCELL_X46_Y48_N36                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                   ; LABCELL_X50_Y47_N6                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                 ; LABCELL_X46_Y47_N6                    ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                  ; LABCELL_X48_Y47_N54                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                      ; LABCELL_X45_Y48_N33                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                          ; MLABCELL_X47_Y49_N42                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X46_Y47_N24                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X55_Y34_N33                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                          ; LABCELL_X55_Y34_N39                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X48_Y34_N9                    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X57_Y35_N21                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X51_Y36_N30                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X46_Y36_N27                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                            ; LABCELL_X53_Y36_N24                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                             ; LABCELL_X56_Y36_N6                    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; MLABCELL_X47_Y35_N30                  ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; MLABCELL_X47_Y38_N21                  ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                         ; LABCELL_X51_Y35_N27                   ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                          ; LABCELL_X51_Y35_N9                    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                  ; LABCELL_X56_Y34_N36                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                 ; LABCELL_X57_Y34_N51                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; LABCELL_X48_Y34_N57                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                              ; LABCELL_X57_Y35_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                  ; LABCELL_X50_Y36_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                       ; LABCELL_X57_Y35_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                  ; MLABCELL_X52_Y36_N45                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                          ; MLABCELL_X52_Y34_N3                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                       ; MLABCELL_X52_Y34_N6                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                      ; LABCELL_X53_Y36_N48                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                          ; LABCELL_X53_Y35_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                      ; LABCELL_X50_Y35_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                          ; LABCELL_X53_Y35_N9                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                      ; LABCELL_X48_Y38_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                          ; LABCELL_X48_Y38_N12                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                          ; LABCELL_X50_Y38_N54                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X50_Y38_N24                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                               ; LABCELL_X23_Y19_N24                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always6~0                                                                                                                                                                                               ; LABCELL_X22_Y18_N9                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|fifo_write                                                                                                                                                                                              ; MLABCELL_X21_Y17_N36                  ; 17      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|read_mem~0                                                                                                                                                                                              ; LABCELL_X23_Y19_N0                    ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; LABCELL_X16_Y13_N6                    ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                          ; LABCELL_X17_Y15_N0                    ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always2~0                                                                                                                                                                                                          ; MLABCELL_X21_Y17_N0                   ; 17      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always6~0                                                                                                                                                                                                          ; LABCELL_X13_Y17_N12                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                          ; LABCELL_X17_Y13_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|read_mem~0                                                                                                                                                                                                         ; LABCELL_X17_Y15_N18                   ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always3~0                                                                                                                                                                ; MLABCELL_X21_Y17_N6                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always3~0                                                                                                                                                                ; MLABCELL_X21_Y17_N21                  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always3~0                                                                                                                                                                ; LABCELL_X24_Y21_N57                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                               ; MLABCELL_X25_Y19_N0                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                               ; MLABCELL_X25_Y19_N18                  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; LABCELL_X23_Y20_N36                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                          ; LABCELL_X19_Y20_N42                   ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always2~0                                                                                                                                                                                                          ; LABCELL_X19_Y20_N45                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                          ; LABCELL_X23_Y20_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always8~4                                                                                                                                                                                                          ; LABCELL_X19_Y20_N36                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                ; LABCELL_X22_Y18_N15                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                ; LABCELL_X22_Y18_N3                    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                               ; MLABCELL_X34_Y17_N48                  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                               ; LABCELL_X33_Y17_N48                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; LABCELL_X33_Y21_N42                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                          ; LABCELL_X31_Y20_N51                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always2~0                                                                                                                                                                                                          ; LABCELL_X31_Y20_N45                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                          ; LABCELL_X30_Y20_N6                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                ; LABCELL_X22_Y19_N21                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                ; MLABCELL_X34_Y17_N36                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                ; LABCELL_X33_Y17_N15                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                               ; LABCELL_X35_Y15_N54                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                               ; LABCELL_X35_Y15_N30                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; MLABCELL_X39_Y17_N54                  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                          ; LABCELL_X36_Y17_N12                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always2~0                                                                                                                                                                                                          ; LABCELL_X35_Y17_N57                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                          ; LABCELL_X37_Y17_N12                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                ; LABCELL_X35_Y17_N33                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                ; MLABCELL_X34_Y15_N21                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                ; MLABCELL_X34_Y15_N51                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                               ; MLABCELL_X39_Y13_N6                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                               ; MLABCELL_X39_Y13_N12                  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; LABCELL_X35_Y13_N42                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                          ; LABCELL_X36_Y15_N45                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always2~0                                                                                                                                                                                                          ; LABCELL_X37_Y13_N21                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~1                                                                                                                                                                                                          ; LABCELL_X35_Y13_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                ; LABCELL_X36_Y15_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                ; LABCELL_X36_Y15_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                ; LABCELL_X35_Y17_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~3                                                                                                                                                                                               ; LABCELL_X40_Y22_N42                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~1                                                                                                                                                                                               ; MLABCELL_X39_Y21_N18                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; LABCELL_X43_Y19_N36                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                          ; LABCELL_X37_Y19_N42                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                          ; LABCELL_X42_Y19_N51                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always8~4                                                                                                                                                                                                          ; LABCELL_X45_Y19_N33                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~0                                                                                                                                                                ; LABCELL_X37_Y19_N12                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                               ; LABCELL_X42_Y22_N54                   ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~3                                                                                                                                                                                               ; LABCELL_X42_Y22_N51                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                        ; LABCELL_X43_Y20_N36                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                          ; LABCELL_X36_Y22_N0                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always1~3                                                                                                                                                                                                          ; LABCELL_X45_Y20_N30                   ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|always7~1                                                                                                                                                                                                          ; LABCELL_X43_Y20_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                ; MLABCELL_X39_Y22_N57                  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                ; MLABCELL_X39_Y22_N3                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_gradient:u_hog_gradient|always0~0                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y23_N42                  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~4                                                                                                                                                                                                                                        ; LABCELL_X22_Y23_N18                   ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~5                                                                                                                                                                                                                                        ; LABCELL_X22_Y23_N27                   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always6~0                                                                                                                                                                                                                                        ; LABCELL_X24_Y25_N18                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|read_mem~0                                                                                                                                                                                                                                       ; LABCELL_X22_Y23_N0                    ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y20_N15                  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y21_N12                  ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always4~0                                                                                                                                                                                                                                                   ; LABCELL_X23_Y22_N33                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                                   ; LABCELL_X27_Y20_N33                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~4                                                                                                                                                                                                                                                   ; LABCELL_X27_Y20_N48                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|fifo_write~0                                                                                                                                                                                                                                                ; LABCELL_X24_Y21_N3                    ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|read_mem~0                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y21_N3                   ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always3~0                                                                                                                                                                                                         ; LABCELL_X19_Y20_N3                    ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always3~0                                                                                                                                                                                                         ; MLABCELL_X25_Y21_N9                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                                         ; MLABCELL_X25_Y23_N54                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always3~0                                                                                                                                                                                                         ; MLABCELL_X25_Y23_N33                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X15_Y31_N36                  ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X13_Y30_N48                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always6~0                                                                                                                                                                                                                                ; LABCELL_X18_Y30_N9                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|fifo_write                                                                                                                                                                                                                               ; LABCELL_X13_Y30_N9                    ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|read_mem~0                                                                                                                                                                                                                               ; LABCELL_X13_Y30_N24                   ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X12_Y30_N54                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X12_Y30_N6                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always6~0                                                                                                                                                                                                                                ; LABCELL_X11_Y29_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|fifo_write~1                                                                                                                                                                                                                             ; LABCELL_X12_Y30_N51                   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|read_mem~0                                                                                                                                                                                                                               ; LABCELL_X13_Y30_N3                    ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X10_Y29_N18                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X10_Y29_N24                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always6~0                                                                                                                                                                                                                                ; MLABCELL_X8_Y33_N54                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|fifo_write~1                                                                                                                                                                                                                             ; LABCELL_X12_Y36_N51                   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|read_mem~0                                                                                                                                                                                                                               ; LABCELL_X12_Y35_N0                    ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X12_Y35_N18                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X12_Y35_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X12_Y36_N9                    ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always6~0                                                                                                                                                                                                                                ; MLABCELL_X8_Y36_N42                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|read_mem~0                                                                                                                                                                                                                               ; LABCELL_X11_Y35_N21                   ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X12_Y38_N27                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X12_Y38_N0                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always2~1                                                                                                                                                                                                                                ; LABCELL_X12_Y37_N21                   ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always6~0                                                                                                                                                                                                                                ; LABCELL_X12_Y39_N3                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|read_mem~0                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N30                   ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X6_Y39_N27                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X12_Y37_N6                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always6~0                                                                                                                                                                                                                                ; LABCELL_X11_Y40_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|fifo_write~1                                                                                                                                                                                                                             ; LABCELL_X11_Y39_N45                   ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|read_mem~0                                                                                                                                                                                                                               ; LABCELL_X12_Y37_N18                   ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X22_Y27_N15                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X22_Y27_N0                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always6~0                                                                                                                                                                                                                                           ; LABCELL_X19_Y26_N30                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|fifo_write                                                                                                                                                                                                                                          ; LABCELL_X22_Y27_N36                   ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|read_mem~0                                                                                                                                                                                                                                          ; LABCELL_X13_Y30_N30                   ; 3       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X22_Y27_N33                   ; 116     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always3~0                                                                                                                                                                                                 ; MLABCELL_X15_Y31_N51                  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X12_Y30_N15                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X11_Y35_N51                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X11_Y35_N6                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X11_Y35_N24                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X12_Y38_N54                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|always3~0                                                                                                                                                                                                 ; LABCELL_X10_Y40_N27                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~1                                                                                                                                                                                                                                                      ; LABCELL_X27_Y28_N57                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~10                                                                                                                                                                                                                                                     ; LABCELL_X22_Y29_N36                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~3                                                                                                                                                                                                                                                      ; LABCELL_X24_Y29_N51                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~4                                                                                                                                                                                                                                                      ; LABCELL_X17_Y28_N36                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~5                                                                                                                                                                                                                                                      ; LABCELL_X19_Y28_N36                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~6                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y28_N51                  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~7                                                                                                                                                                                                                                                      ; LABCELL_X23_Y28_N36                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~8                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y27_N51                  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Decoder0~9                                                                                                                                                                                                                                                      ; LABCELL_X23_Y27_N42                   ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Equal0~0                                                                                                                                                                                                                                                        ; LABCELL_X22_Y27_N57                   ; 110     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|Equal2~0                                                                                                                                                                                                                                                        ; LABCELL_X22_Y27_N54                   ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[1]~1                                                                                                                                                                                                                                                    ; LABCELL_X22_Y27_N6                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always1~0                                                                                                                                                                                                                    ; LABCELL_X33_Y46_N6                    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X35_Y36_N33                   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|read_mem~0                                                                                                                                                                                                                   ; LABCELL_X29_Y42_N9                    ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always1~0                                                                                                                                                                                                                    ; LABCELL_X33_Y46_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|fifo_write~0                                                                                                                                                                                                                 ; LABCELL_X29_Y42_N39                   ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|read_mem~0                                                                                                                                                                                                                   ; LABCELL_X29_Y42_N12                   ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always1~0                                                                                                                                                                                                                    ; LABCELL_X33_Y41_N12                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|fifo_write~1                                                                                                                                                                                                                 ; LABCELL_X30_Y41_N39                   ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|read_mem~0                                                                                                                                                                                                                   ; LABCELL_X33_Y41_N9                    ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always1~0                                                                                                                                                                                                                    ; LABCELL_X24_Y41_N39                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|fifo_write~0                                                                                                                                                                                                                 ; LABCELL_X24_Y41_N15                   ; 12      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|read_mem~0                                                                                                                                                                                                                   ; LABCELL_X24_Y41_N48                   ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X22_Y40_N12                   ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|read_mem~0                                                                                                                                                                                                                   ; LABCELL_X18_Y40_N9                    ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X18_Y40_N51                   ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|read_mem~0                                                                                                                                                                                                                   ; LABCELL_X18_Y40_N3                    ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X29_Y37_N27                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                               ; LABCELL_X29_Y37_N3                    ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always8~0                                                                                                                                                                                                                               ; LABCELL_X30_Y37_N12                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always9~2                                                                                                                                                                                                                               ; LABCELL_X30_Y37_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|read_mem~0                                                                                                                                                                                                                              ; LABCELL_X29_Y37_N57                   ; 1       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X31_Y36_N48                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always3~0                                                                                                                                                                                     ; LABCELL_X29_Y36_N30                   ; 170     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X35_Y36_N12                   ; 131     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~1                                                                                                                                                                                     ; LABCELL_X31_Y36_N21                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X30_Y44_N12                   ; 142     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~1                                                                                                                                                                                     ; LABCELL_X23_Y39_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X45_Y41_N42                   ; 129     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|always2~1                                                                                                                                                                                     ; LABCELL_X29_Y42_N21                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X24_Y41_N42                   ; 129     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|always2~1                                                                                                                                                                                     ; LABCELL_X19_Y41_N45                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X22_Y38_N57                   ; 127     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|always2~1                                                                                                                                                                                     ; LABCELL_X22_Y38_N21                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|always2~0                                                                                                                                                                                     ; MLABCELL_X15_Y42_N21                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|always3~0                                                                                                                                                                                     ; LABCELL_X16_Y43_N3                    ; 139     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|always2~0                                                                                                                                                                                     ; LABCELL_X19_Y41_N27                   ; 135     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|always2~1                                                                                                                                                                                     ; LABCELL_X19_Y41_N36                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; LABCELL_X33_Y32_N27                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y33_N24                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y33_N45                   ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always6~0                                                                                                                                                                                                                                            ; LABCELL_X30_Y32_N21                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y33_N0                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always8~3                                                                                                                                                                                                                                            ; LABCELL_X31_Y33_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|read_mem~0                                                                                                                                                                                                                                           ; LABCELL_X31_Y33_N21                   ; 4       ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~0                                                                                                                                                                                                  ; MLABCELL_X15_Y31_N42                  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always3~0                                                                                                                                                                                                  ; LABCELL_X12_Y37_N24                   ; 311     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                                                  ; LABCELL_X31_Y33_N36                   ; 148     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~1                                                                                                                                                                                                  ; LABCELL_X29_Y36_N15                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                                                                        ; LABCELL_X24_Y19_N30                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~1                                                                                                                                                                                                                                        ; LABCELL_X24_Y19_N51                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; LABCELL_X18_Y17_N36                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                                                                   ; LABCELL_X22_Y19_N48                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                                   ; LABCELL_X19_Y17_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~0                                                                                                                                                                                                                                                   ; LABCELL_X22_Y19_N9                    ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                                                         ; LABCELL_X22_Y19_N30                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~1                                                                                                                                                                                                         ; LABCELL_X23_Y19_N15                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X24_Y17_N30                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X25_Y16_N45                  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X24_Y16_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X29_Y16_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always2~2                                                                                                                                                                                                                                ; MLABCELL_X25_Y16_N54                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X28_Y14_N57                  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X29_Y16_N6                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X29_Y14_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X29_Y16_N12                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X30_Y14_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                                ; MLABCELL_X28_Y14_N24                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X31_Y14_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X29_Y14_N48                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X16_Y17_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X16_Y17_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[0]~1                                                                                                                                                                                                                                                    ; LABCELL_X29_Y17_N21                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X29_Y15_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always2~3                                                                                                                                                                                                                    ; LABCELL_X29_Y15_N30                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X29_Y15_N24                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                    ; MLABCELL_X25_Y15_N18                  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                    ; MLABCELL_X25_Y15_N30                  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X27_Y17_N36                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X33_Y15_N9                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; LABCELL_X27_Y15_N57                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; MLABCELL_X28_Y15_N9                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; MLABCELL_X28_Y15_N18                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                                                                        ; LABCELL_X30_Y17_N12                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                                        ; LABCELL_X30_Y17_N9                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; LABCELL_X35_Y18_N24                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                                                                   ; LABCELL_X31_Y17_N0                    ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y18_N51                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~0                                                                                                                                                                                                                                                   ; LABCELL_X33_Y19_N36                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                                                         ; LABCELL_X31_Y17_N12                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X31_Y17_N33                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X33_Y19_N51                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X30_Y13_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X30_Y12_N6                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X29_Y13_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X30_Y13_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X28_Y13_N21                  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X29_Y13_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X27_Y13_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X29_Y13_N36                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X25_Y13_N9                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X27_Y13_N18                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X24_Y11_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X24_Y11_N36                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X30_Y12_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X30_Y12_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[0]~1                                                                                                                                                                                                                                                    ; LABCELL_X31_Y17_N24                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X23_Y12_N12                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always2~3                                                                                                                                                                                                                    ; LABCELL_X24_Y12_N12                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X19_Y12_N18                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X19_Y12_N42                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X19_Y12_N12                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X19_Y10_N54                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X22_Y10_N12                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; LABCELL_X24_Y10_N21                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; LABCELL_X24_Y10_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; LABCELL_X23_Y10_N36                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                                                                        ; MLABCELL_X39_Y15_N30                  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~1                                                                                                                                                                                                                                        ; MLABCELL_X39_Y15_N45                  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; LABCELL_X40_Y14_N36                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                                                                   ; LABCELL_X37_Y14_N39                   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y14_N45                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~0                                                                                                                                                                                                                                                   ; LABCELL_X37_Y14_N36                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                                                         ; LABCELL_X37_Y15_N54                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X40_Y15_N30                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X40_Y15_N18                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X45_Y16_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X42_Y16_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X45_Y17_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X45_Y16_N42                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X43_Y17_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X45_Y17_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X42_Y17_N27                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X43_Y17_N30                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X43_Y16_N27                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X43_Y17_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X36_Y19_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X37_Y17_N54                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X42_Y16_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y16_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[0]~1                                                                                                                                                                                                                                                    ; LABCELL_X37_Y16_N51                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X36_Y18_N6                    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always2~3                                                                                                                                                                                                                    ; LABCELL_X36_Y18_N36                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                    ; MLABCELL_X39_Y16_N24                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X40_Y16_N30                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X37_Y16_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X37_Y18_N12                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X36_Y16_N27                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; LABCELL_X40_Y18_N27                   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; LABCELL_X37_Y17_N30                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; LABCELL_X42_Y18_N33                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~3                                                                                                                                                                                                                                        ; LABCELL_X37_Y20_N24                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~1                                                                                                                                                                                                                                        ; LABCELL_X37_Y20_N12                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; LABCELL_X30_Y18_N36                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~2                                                                                                                                                                                                                                                   ; LABCELL_X36_Y20_N18                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                                   ; LABCELL_X31_Y18_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~4                                                                                                                                                                                                                                                   ; LABCELL_X33_Y18_N27                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X40_Y20_N39                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X36_Y20_N57                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X40_Y20_N42                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X48_Y23_N21                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X46_Y23_N42                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X51_Y22_N21                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X48_Y23_N12                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X50_Y21_N21                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X50_Y21_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X51_Y21_N45                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X51_Y21_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X51_Y20_N9                    ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X51_Y20_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X52_Y20_N27                  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X51_Y20_N54                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X46_Y23_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X46_Y23_N51                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[0]~1                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y23_N6                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X50_Y20_N42                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always2~3                                                                                                                                                                                                                    ; LABCELL_X45_Y22_N42                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X45_Y22_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X46_Y22_N0                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X46_Y22_N12                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                    ; MLABCELL_X47_Y22_N24                  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X50_Y20_N15                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; MLABCELL_X52_Y24_N33                  ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; MLABCELL_X52_Y20_N21                  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; LABCELL_X51_Y24_N12                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~2                                                                                                                                                                                                                                        ; LABCELL_X40_Y23_N48                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~1                                                                                                                                                                                                                                        ; LABCELL_X40_Y23_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y19_N12                  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~3                                                                                                                                                                                                                                                   ; LABCELL_X35_Y20_N27                   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~1                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y19_N21                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~0                                                                                                                                                                                                                                                   ; LABCELL_X35_Y20_N33                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X45_Y24_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X43_Y24_N54                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X45_Y26_N33                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X45_Y24_N18                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X43_Y26_N21                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X45_Y26_N48                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X42_Y26_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X45_Y26_N36                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X42_Y25_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X43_Y26_N24                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X43_Y25_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                                ; LABCELL_X42_Y26_N36                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X43_Y24_N33                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X43_Y24_N39                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[1]~1                                                                                                                                                                                                                                                    ; LABCELL_X42_Y23_N57                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X43_Y28_N54                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always2~3                                                                                                                                                                                                                    ; LABCELL_X43_Y28_N18                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X45_Y28_N42                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X45_Y28_N18                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X46_Y28_N30                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~2                                                                                                                                                                                                                    ; LABCELL_X45_Y27_N0                    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X43_Y28_N33                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; LABCELL_X40_Y29_N57                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; LABCELL_X43_Y25_N33                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; LABCELL_X42_Y29_N30                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~4                                                                                                                                                                                                                                        ; MLABCELL_X34_Y22_N12                  ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~5                                                                                                                                                                                                                                        ; MLABCELL_X34_Y22_N9                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|LessThan2~1                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y21_N36                  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always1~3                                                                                                                                                                                                                                                   ; LABCELL_X40_Y21_N45                   ; 11      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                                   ; LABCELL_X46_Y21_N42                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always8~4                                                                                                                                                                                                                                                   ; LABCELL_X40_Y19_N42                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|always9~0                                                                                                                                                                                                                                                   ; LABCELL_X40_Y21_N54                   ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|always2~1                                                                                                                                                                                                         ; LABCELL_X40_Y21_N48                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X40_Y21_N33                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|always2~0                                                                                                                                                                                                         ; LABCELL_X35_Y22_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X36_Y23_N42                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X36_Y23_N54                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|always1~1                                                                                                                                                                                                                                ; LABCELL_X36_Y23_N45                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X35_Y23_N15                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X35_Y23_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|always1~1                                                                                                                                                                                                                                ; LABCELL_X35_Y23_N0                    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X36_Y25_N9                    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X36_Y25_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|always1~1                                                                                                                                                                                                                                ; LABCELL_X36_Y25_N24                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X35_Y25_N51                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always1~0                                                                                                                                                                                                                                ; LABCELL_X35_Y25_N42                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|always1~1                                                                                                                                                                                                                                ; LABCELL_X35_Y25_N36                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|Equal0~1                                                                                                                                                                                                                                 ; MLABCELL_X39_Y26_N27                  ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always1~1                                                                                                                                                                                                                                ; MLABCELL_X39_Y26_N30                  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|always1~2                                                                                                                                                                                                                                ; MLABCELL_X39_Y26_N33                  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|Equal0~1                                                                                                                                                                                                                                 ; LABCELL_X40_Y26_N21                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|always2~0                                                                                                                                                                                                                                ; LABCELL_X40_Y26_N27                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                            ; LABCELL_X37_Y23_N45                   ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~0                                                                                                                                                                                                                                           ; LABCELL_X37_Y23_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|always1~1                                                                                                                                                                                                                                           ; LABCELL_X37_Y23_N54                   ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|bin_cnt[1]~1                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y23_N30                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|always2~0                                                                                                                                                                                                                    ; LABCELL_X42_Y24_N21                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|always2~5                                                                                                                                                                                                                    ; LABCELL_X43_Y21_N57                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|always2~1                                                                                                                                                                                                                    ; MLABCELL_X39_Y24_N39                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|always2~1                                                                                                                                                                                                                    ; LABCELL_X37_Y26_N57                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|always2~1                                                                                                                                                                                                                    ; LABCELL_X37_Y24_N27                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|always2~1                                                                                                                                                                                                                    ; LABCELL_X37_Y21_N21                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|always1~0                                                                                                                                                                                                                               ; LABCELL_X46_Y19_N39                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|Equal0~1                                                                                                                                                                                                                                             ; LABCELL_X40_Y27_N39                   ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always2~0                                                                                                                                                                                                                                            ; LABCELL_X40_Y25_N48                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|always7~0                                                                                                                                                                                                                                            ; LABCELL_X40_Y24_N54                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; window_serializer:HOG_SERIALIZER[0].u_window_serializer|always2~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y45_N6                   ; 1153    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                    ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                  ; PIN_AA14                              ; 6086    ; Global Clock         ; GCLK5            ; --                        ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[0]          ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 2345    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[1]          ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 5969    ; Global Clock         ; GCLK2            ; --                        ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK8            ; --                        ;
+-----------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; window_serializer:HOG_SERIALIZER[0].u_window_serializer|always2~0                                                                        ; 1153    ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|mem~0                                                                          ; 1152    ;
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|mem~1153                                                                       ; 1152    ;
; hps0:hps_block|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 842     ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_e9j1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 1152         ; 8            ; 1152         ; yes                    ; no                      ; yes                    ; no                      ; 9216  ; 8                           ; 1152                        ; 8                           ; 1152                        ; 9216                ; 29          ; 0     ; None ; M10K_X38_Y42_N0, M10K_X26_Y48_N0, M10K_X14_Y45_N0, M10K_X14_Y41_N0, M10K_X41_Y42_N0, M10K_X26_Y46_N0, M10K_X26_Y47_N0, M10K_X26_Y40_N0, M10K_X38_Y37_N0, M10K_X38_Y44_N0, M10K_X14_Y46_N0, M10K_X26_Y43_N0, M10K_X41_Y43_N0, M10K_X38_Y48_N0, M10K_X26_Y45_N0, M10K_X38_Y40_N0, M10K_X38_Y43_N0, M10K_X41_Y44_N0, M10K_X14_Y48_N0, M10K_X14_Y43_N0, M10K_X38_Y41_N0, M10K_X38_Y47_N0, M10K_X26_Y49_N0, M10K_X26_Y42_N0, M10K_X41_Y40_N0, M10K_X26_Y38_N0, M10K_X14_Y47_N0, M10K_X14_Y44_N0, M10K_X38_Y39_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 5                           ; 1024                        ; 5                           ; 5120                ; 1           ; 0     ; None ; M10K_X26_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 6                           ; 1024                        ; 6                           ; 6144                ; 1           ; 0     ; None ; M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 110                         ; 128                         ; 110                         ; 14080               ; 3           ; 0     ; None ; M10K_X26_Y31_N0, M10K_X14_Y30_N0, M10K_X14_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 110                         ; 128                         ; 110                         ; 14080               ; 3           ; 0     ; None ; M10K_X14_Y31_N0, M10K_X14_Y32_N0, M10K_X5_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 110                         ; 128                         ; 110                         ; 14080               ; 3           ; 0     ; None ; M10K_X5_Y34_N0, M10K_X5_Y33_N0, M10K_X14_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 110                         ; 128                         ; 110                         ; 14080               ; 3           ; 0     ; None ; M10K_X5_Y35_N0, M10K_X14_Y34_N0, M10K_X14_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 110                         ; 128                         ; 110                         ; 14080               ; 3           ; 0     ; None ; M10K_X5_Y37_N0, M10K_X14_Y35_N0, M10K_X14_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 33                          ; 128                         ; 33                          ; 4224                ; 1           ; 0     ; None ; M10K_X5_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 110          ; 128          ; 110          ; yes                    ; no                      ; yes                    ; yes                     ; 14080 ; 128                         ; 110                         ; 128                         ; 110                         ; 14080               ; 3           ; 0     ; None ; M10K_X26_Y30_N0, M10K_X14_Y28_N0, M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X26_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X38_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X38_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X26_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X14_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X14_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 36           ; 64           ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 2304  ; 64                          ; 36                          ; 64                          ; 36                          ; 2304                ; 1           ; 0     ; None ; M10K_X26_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 140          ; 128          ; 140          ; yes                    ; no                      ; yes                    ; yes                     ; 17920 ; 128                         ; 140                         ; 128                         ; 140                         ; 17920               ; 4           ; 0     ; None ; M10K_X26_Y33_N0, M10K_X26_Y36_N0, M10K_X26_Y35_N0, M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation|Mult0~mac ; Independent 9x9       ; DSP_X32_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation|Mult1~mac ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation|Mult3~mac ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation|Mult2~mac ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 20,388 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 255 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 7,875 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 4,569 / 56,300 ( 8 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,010 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 158 / 165 ( 96 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 31 / 67 ( 46 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 57 / 156 ( 37 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 56 / 282 ( 20 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,777 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,135 / 12,676 ( 9 % )    ;
; R14/C12 interconnect drivers                ; 1,324 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 11,629 / 130,992 ( 9 % )  ;
; R6 interconnects                            ; 17,081 / 266,960 ( 6 % )  ;
; Spine clocks                                ; 24 / 360 ( 7 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 273          ; 273          ; 0            ; 32           ; 366       ; 273          ; 0            ; 0            ; 0            ; 0            ; 0            ; 71           ; 46           ; 112          ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 366       ; 366       ; 261          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 366          ; 93           ; 93           ; 366          ; 334          ; 0         ; 93           ; 366          ; 366          ; 366          ; 366          ; 366          ; 295          ; 320          ; 254          ; 366          ; 366          ; 366          ; 320          ; 341          ; 366          ; 366          ; 366          ; 320          ; 341          ; 0         ; 0         ; 105          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; TD_RESET_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; IRDA_RXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_TXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_CLK27            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_HS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_VS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_BLANK_N         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_SYNC_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_FLASH_DCLK      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_NCSO      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_MISO       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_SPIM_MOSI       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_DACDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_XCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_I2C_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DIN             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DOUT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_ADCDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CS_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_LDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_RAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_UDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_WE_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FAN_CTRL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_CLK2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_DAT             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PS2_DAT2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_ADCLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; AUD_DACLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_I2C_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                 ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                             ; Destination Clock(s)                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; 2241.6            ;
; u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1896.6            ;
; u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 136.7             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                     ; Destination Register                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 27.644            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 26.282            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]                                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 25.151            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 25.032            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 24.763            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 24.194            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 24.144            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 24.144            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.699            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.592            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_PAUSE                                                        ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|binning:u_binning|hog_gradient:u_hog_gradient|out_valid                                                                                                ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|fifo_full                                                                    ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wfull                                                                                                                 ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 23.498            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 22.904            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.904            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.416            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 22.376            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.373            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 22.202            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 22.097            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.037            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.037            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.037            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 22.037            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 21.759            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 21.444            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_READ                                  ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 21.406            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 21.277            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 21.269            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 21.129            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 20.954            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 20.954            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 20.716            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 20.629            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 20.620            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 20.504            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 20.479            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ                                                         ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 20.321            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|current_state.S_PAUSE                                 ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 20.191            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 20.038            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.769            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.717            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.382            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.271            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.151            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.046            ;
; top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM              ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.043            ;
; top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 19.010            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_READ                                                         ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_PAUSE                                                        ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]                                                                         ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|binning:u_binning|hog_gradient:u_hog_gradient|out_valid                                                                                                ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|fifo_full                                                                    ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull                                                                                                                 ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.820            ;
; top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM              ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.798            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.721            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.670            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.649            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.638            ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|fifo_full                                                                     ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 18.635            ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|current_state.S_READ                                                          ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 18.635            ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|current_state.S_PAUSE                                                         ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 18.635            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|current_state.S_PAUSE                                            ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 18.616            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|current_state.S_READ                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 18.588            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.559            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.523            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|current_state.S_STREAM ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 18.448            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.156            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.053            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|current_state.S_PAUSE                                                        ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 18.028            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|current_state.S_READ                                              ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.979            ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.768            ;
; top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.624            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.613            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|fifo_full                                                                    ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.613            ;
; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull                                                                                                                 ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.613            ;
; top:hog_top|hog:HOG[5].u_hog|binning:u_binning|hog_gradient:u_hog_gradient|out_valid                                                                                                ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.613            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram|current_state[1]                                                                         ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.613            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|fifo_full                                             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|border_active                                                                 ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|current_state.S_STREAM              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|current_state.S_STREAM              ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|fifo_full                                                        ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.494            ;
; top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|current_state.S_READ                                  ; async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full|wbin[1] ; 17.462            ;
; top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.336            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|current_state.S_PAUSE                                             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.305            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|current_state.S_STREAM             ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.305            ;
; top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|fifo_full                                                         ; async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full|wfull   ; 17.305            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "hog"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 93 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 135
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8
    Info (11162): PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3369 fanout uses global clock CLKCTRL_G6
    Info (11162): PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 8803 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): KEY[0]~inputCLKENA0 with 6668 fanout uses global clock CLKCTRL_G4
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY[0]~inputCLKENA0, placed at CLKCTRL_G4
        Info (179012): Refclk input I/O pad KEY[0] is placed onto PIN_AA14
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332104): Reading SDC File: 'hps0/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'hps0/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:hps_block|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:hps_block|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 48
Info (332104): Reading SDC File: '../de1/other/DE1_SoC_Default.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 42 -duty_cycle 50.00 -name {u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hps_block|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: hps_block|hps_0|fpga_interfaces|hps2fpga|clk  to: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000   clock_50_0
    Info (332111):   20.000   clock_50_1
    Info (332111):   20.000   clock_50_2
    Info (332111):   20.000   clock_50_3
    Info (332111):    2.500 hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.380 u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    7.142 u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):  100.000 u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1112 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:50
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:27
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:23
Info (11888): Total time spent on timing analysis during the Fitter is 53.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:57
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 94
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 95
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 96
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 97
    Info (169065): Pin HPS_CONV_USB_N has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 120
    Info (169065): Pin HPS_ENET_INT_N has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 138
    Info (169065): Pin HPS_FLASH_DATA[0] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 146
    Info (169065): Pin HPS_FLASH_DATA[1] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 146
    Info (169065): Pin HPS_FLASH_DATA[2] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 146
    Info (169065): Pin HPS_FLASH_DATA[3] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 146
    Info (169065): Pin HPS_GSENSOR_INT has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 150
    Info (169065): Pin HPS_I2C1_SCLK has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 151
    Info (169065): Pin HPS_I2C1_SDAT has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 152
    Info (169065): Pin HPS_I2C2_SCLK has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 153
    Info (169065): Pin HPS_I2C2_SDAT has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 154
    Info (169065): Pin HPS_I2C_CONTROL has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 155
    Info (169065): Pin HPS_KEY has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 156
    Info (169065): Pin HPS_LED has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 157
    Info (169065): Pin HPS_SPIM_SS has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 164
    Info (169065): Pin AUD_ADCLRCK has a permanently enabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 22
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 23
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 25
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 47
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 58
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 61
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 62
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 131
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 131
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 131
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 131
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 129
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 130
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 130
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 130
    Info (169185): Following pins have the same dynamic on-chip termination control: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v Line: 130
Info (144001): Generated suppressed messages file /home/mahmoud/Documents/hog/quart_proj/output_files/hog.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 2655 megabytes
    Info: Processing ended: Thu May 18 19:00:03 2023
    Info: Elapsed time: 00:11:24
    Info: Total CPU time (on all processors): 00:10:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/mahmoud/Documents/hog/quart_proj/output_files/hog.fit.smsg.


