{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 20:11:14 2016 " "Info: Processing started: Wed Jan 06 20:11:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proc -c proc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proc -c proc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[0\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[0\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[1\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[1\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[2\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[2\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[3\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[3\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[4\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[4\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[5\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[5\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[6\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[6\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[7\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[7\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[8\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[8\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[9\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[9\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[10\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[10\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[11\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[11\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[12\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[12\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[13\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[13\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[14\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[14\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "mux:MUX1\|BUSWIRES\[15\] " "Warning: Node \"mux:MUX1\|BUSWIRES\[15\]\" is a latch" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Resetn " "Info: Assuming node \"Resetn\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "37 " "Warning: Found 37 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ROUT\[2\]~712 " "Info: Detected gated clock \"ROUT\[2\]~712\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[2\]~712" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RIN\[1\]~272 " "Info: Detected gated clock \"RIN\[1\]~272\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RIN\[1\]~272" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[15\]~5193 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[15\]~5193\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[15\]~5193" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RIN\[3\]~271 " "Info: Detected gated clock \"RIN\[3\]~271\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RIN\[3\]~271" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[2\]~713 " "Info: Detected gated clock \"ROUT\[2\]~713\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[2\]~713" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[15\]~5204 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[15\]~5204\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[15\]~5204" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[1\]~715 " "Info: Detected gated clock \"ROUT\[1\]~715\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[1\]~715" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[1\]~5192 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[1\]~5192\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[1\]~5192" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[3\]~714 " "Info: Detected gated clock \"ROUT\[3\]~714\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[3\]~714" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[6\]~705 " "Info: Detected gated clock \"ROUT\[6\]~705\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[6\]~705" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[6\]~704 " "Info: Detected gated clock \"ROUT\[6\]~704\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[6\]~704" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[5\]~709 " "Info: Detected gated clock \"ROUT\[5\]~709\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[5\]~709" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[0\]~703 " "Info: Detected gated clock \"ROUT\[0\]~703\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[0\]~703" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[1\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[1\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[2\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[2\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[5\]~708 " "Info: Detected gated clock \"ROUT\[5\]~708\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[5\]~708" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~701 " "Info: Detected gated clock \"ROUT\[4\]~701\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~701" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[0\]~702 " "Info: Detected gated clock \"ROUT\[0\]~702\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[0\]~702" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[7\]~716 " "Info: Detected gated clock \"ROUT\[7\]~716\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[7\]~716" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[6\]~706 " "Info: Detected gated clock \"ROUT\[6\]~706\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[6\]~706" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[1\]~5190 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[1\]~5190\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[1\]~5190" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~707 " "Info: Detected gated clock \"ROUT\[4\]~707\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~707" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[0\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[0\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~710 " "Info: Detected gated clock \"ROUT\[4\]~710\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~710" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RIN\[4\]~270 " "Info: Detected gated clock \"RIN\[4\]~270\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RIN\[4\]~270" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ROUT\[4\]~711 " "Info: Detected gated clock \"ROUT\[4\]~711\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROUT\[4\]~711" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[15\]~5207 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[15\]~5207\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[15\]~5207" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[5\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[5\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[3\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[3\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[4\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[4\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux:MUX1\|BUSWIRES\[0\]~5189 " "Info: Detected gated clock \"mux:MUX1\|BUSWIRES\[0\]~5189\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MUX1\|BUSWIRES\[0\]~5189" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DINOUT~29 " "Info: Detected gated clock \"DINOUT~29\" as buffer" {  } { { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 63 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DINOUT~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[6\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[6\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[7\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[7\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "upcount:Tstep\|Count\[1\] " "Info: Detected ripple clock \"upcount:Tstep\|Count\[1\]\" as buffer" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "upcount:Tstep\|Count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "regnl:reg_ir\|Q\[8\] " "Info: Detected ripple clock \"regnl:reg_ir\|Q\[8\]\" as buffer" {  } { { "regnl.vhd" "" { Text "C:/Users/c/Desktop/proc1/regnl.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regnl:reg_ir\|Q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "upcount:Tstep\|Count\[0\] " "Info: Detected ripple clock \"upcount:Tstep\|Count\[0\]\" as buffer" {  } { { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "upcount:Tstep\|Count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register mux:MUX1\|BUSWIRES\[11\] register regn:reg_7\|Q\[11\] 40.99 MHz 24.394 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 40.99 MHz between source register \"mux:MUX1\|BUSWIRES\[11\]\" and destination register \"regn:reg_7\|Q\[11\]\" (period= 24.394 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.550 ns + Longest register register " "Info: + Longest register to register delay is 1.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux:MUX1\|BUSWIRES\[11\] 1 REG LCCOMB_X77_Y38_N14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.366 ns) 1.550 ns regn:reg_7\|Q\[11\] 2 REG LCFF_X78_Y38_N23 1 " "Info: 2: + IC(1.184 ns) + CELL(0.366 ns) = 1.550 ns; Loc. = LCFF_X78_Y38_N23; Fanout = 1; REG Node = 'regn:reg_7\|Q\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { mux:MUX1|BUSWIRES[11] regn:reg_7|Q[11] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 23.61 % ) " "Info: Total cell delay = 0.366 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 76.39 % ) " "Info: Total interconnect delay = 1.184 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { mux:MUX1|BUSWIRES[11] regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.550 ns" { mux:MUX1|BUSWIRES[11] {} regn:reg_7|Q[11] {} } { 0.000ns 1.184ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.683 ns - Smallest " "Info: - Smallest clock skew is -10.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.808 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns regn:reg_7\|Q\[11\] 3 REG LCFF_X78_Y38_N23 1 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X78_Y38_N23; Fanout = 1; REG Node = 'regn:reg_7\|Q\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[11] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 13.491 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 13.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.150 ns) 13.491 ns mux:MUX1\|BUSWIRES\[11\] 10 REG LCCOMB_X77_Y38_N14 9 " "Info: 10: + IC(1.553 ns) + CELL(0.150 ns) = 13.491 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 28.66 % ) " "Info: Total cell delay = 3.866 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.625 ns ( 71.34 % ) " "Info: Total interconnect delay = 9.625 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[11] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { mux:MUX1|BUSWIRES[11] regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.550 ns" { mux:MUX1|BUSWIRES[11] {} regn:reg_7|Q[11] {} } { 0.000ns 1.184ns } { 0.000ns 0.366ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[11] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regn:reg_7\|Q\[15\] mux:MUX1\|BUSWIRES\[15\] Clock 9.022 ns " "Info: Found hold time violation between source  pin or register \"regn:reg_7\|Q\[15\]\" and destination pin or register \"mux:MUX1\|BUSWIRES\[15\]\" for clock \"Clock\" (Hold time is 9.022 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.655 ns + Largest " "Info: + Largest clock skew is 10.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 13.463 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 13.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.150 ns) 13.463 ns mux:MUX1\|BUSWIRES\[15\] 10 REG LCCOMB_X78_Y38_N12 9 " "Info: 10: + IC(1.525 ns) + CELL(0.150 ns) = 13.463 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.675 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 28.72 % ) " "Info: Total cell delay = 3.866 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.597 ns ( 71.28 % ) " "Info: Total interconnect delay = 9.597 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.463 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.463 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.808 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.537 ns) 2.808 ns regn:reg_7\|Q\[15\] 3 REG LCFF_X78_Y38_N27 1 " "Info: 3: + IC(1.168 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X78_Y38_N27; Fanout = 1; REG Node = 'regn:reg_7\|Q\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.34 % ) " "Info: Total cell delay = 1.526 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.282 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[15] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.463 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.463 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[15] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.383 ns - Shortest register register " "Info: - Shortest register to register delay is 1.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:reg_7\|Q\[15\] 1 REG LCFF_X78_Y38_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y38_N27; Fanout = 1; REG Node = 'regn:reg_7\|Q\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:reg_7|Q[15] } "NODE_NAME" } } { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns mux:MUX1\|BUSWIRES\[15\]~5296 2 COMB LCCOMB_X78_Y38_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X78_Y38_N26; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5296'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { regn:reg_7|Q[15] mux:MUX1|BUSWIRES[15]~5296 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns mux:MUX1\|BUSWIRES\[15\]~5297 3 COMB LCCOMB_X78_Y38_N30 1 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X78_Y38_N30; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5297'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { mux:MUX1|BUSWIRES[15]~5296 mux:MUX1|BUSWIRES[15]~5297 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 1.383 ns mux:MUX1\|BUSWIRES\[15\] 4 REG LCCOMB_X78_Y38_N12 9 " "Info: 4: + IC(0.248 ns) + CELL(0.420 ns) = 1.383 ns; Loc. = LCCOMB_X78_Y38_N12; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[15\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.668 ns" { mux:MUX1|BUSWIRES[15]~5297 mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.892 ns ( 64.50 % ) " "Info: Total cell delay = 0.892 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.491 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.491 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.383 ns" { regn:reg_7|Q[15] mux:MUX1|BUSWIRES[15]~5296 mux:MUX1|BUSWIRES[15]~5297 mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.383 ns" { regn:reg_7|Q[15] {} mux:MUX1|BUSWIRES[15]~5296 {} mux:MUX1|BUSWIRES[15]~5297 {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 0.243ns 0.248ns } { 0.000ns 0.323ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regn.vhd" "" { Text "C:/Users/c/Desktop/proc1/regn.vhd" 13 -1 0 } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.463 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.463 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.808 ns" { Clock Clock~clkctrl regn:reg_7|Q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.808 ns" { Clock {} Clock~combout {} Clock~clkctrl {} regn:reg_7|Q[15] {} } { 0.000ns 0.000ns 0.114ns 1.168ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.383 ns" { regn:reg_7|Q[15] mux:MUX1|BUSWIRES[15]~5296 mux:MUX1|BUSWIRES[15]~5297 mux:MUX1|BUSWIRES[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "1.383 ns" { regn:reg_7|Q[15] {} mux:MUX1|BUSWIRES[15]~5296 {} mux:MUX1|BUSWIRES[15]~5297 {} mux:MUX1|BUSWIRES[15] {} } { 0.000ns 0.000ns 0.243ns 0.248ns } { 0.000ns 0.323ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mux:MUX1\|BUSWIRES\[14\] Resetn Resetn 4.467 ns register " "Info: tsu for register \"mux:MUX1\|BUSWIRES\[14\]\" (data pin = \"Resetn\", clock pin = \"Resetn\") is 4.467 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest pin register " "Info: + Longest pin to register delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.438 ns) 4.080 ns mux:MUX1\|BUSWIRES\[1\]~5195 2 COMB LCCOMB_X76_Y37_N22 24 " "Info: 2: + IC(2.683 ns) + CELL(0.438 ns) = 4.080 ns; Loc. = LCCOMB_X76_Y37_N22; Fanout = 24; COMB Node = 'mux:MUX1\|BUSWIRES\[1\]~5195'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.121 ns" { Resetn mux:MUX1|BUSWIRES[1]~5195 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.437 ns) 5.535 ns mux:MUX1\|BUSWIRES\[14\]~5286 3 COMB LCCOMB_X77_Y39_N0 1 " "Info: 3: + IC(1.018 ns) + CELL(0.437 ns) = 5.535 ns; Loc. = LCCOMB_X77_Y39_N0; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5286'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.455 ns" { mux:MUX1|BUSWIRES[1]~5195 mux:MUX1|BUSWIRES[14]~5286 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.928 ns mux:MUX1\|BUSWIRES\[14\]~5287 4 COMB LCCOMB_X77_Y39_N10 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 5.928 ns; Loc. = LCCOMB_X77_Y39_N10; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5287'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { mux:MUX1|BUSWIRES[14]~5286 mux:MUX1|BUSWIRES[14]~5287 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.150 ns) 6.762 ns mux:MUX1\|BUSWIRES\[14\]~5288 5 COMB LCCOMB_X78_Y40_N6 1 " "Info: 5: + IC(0.684 ns) + CELL(0.150 ns) = 6.762 ns; Loc. = LCCOMB_X78_Y40_N6; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5288'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.834 ns" { mux:MUX1|BUSWIRES[14]~5287 mux:MUX1|BUSWIRES[14]~5288 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.152 ns mux:MUX1\|BUSWIRES\[14\]~5289 6 COMB LCCOMB_X78_Y40_N12 1 " "Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 7.152 ns; Loc. = LCCOMB_X78_Y40_N12; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5289'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.390 ns" { mux:MUX1|BUSWIRES[14]~5288 mux:MUX1|BUSWIRES[14]~5289 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.150 ns) 8.032 ns mux:MUX1\|BUSWIRES\[14\]~5290 7 COMB LCCOMB_X78_Y38_N0 1 " "Info: 7: + IC(0.730 ns) + CELL(0.150 ns) = 8.032 ns; Loc. = LCCOMB_X78_Y38_N0; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5290'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.880 ns" { mux:MUX1|BUSWIRES[14]~5289 mux:MUX1|BUSWIRES[14]~5290 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.149 ns) 8.933 ns mux:MUX1\|BUSWIRES\[14\]~5291 8 COMB LCCOMB_X77_Y40_N30 1 " "Info: 8: + IC(0.752 ns) + CELL(0.149 ns) = 8.933 ns; Loc. = LCCOMB_X77_Y40_N30; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[14\]~5291'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.901 ns" { mux:MUX1|BUSWIRES[14]~5290 mux:MUX1|BUSWIRES[14]~5291 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 9.600 ns mux:MUX1\|BUSWIRES\[14\] 9 REG LCCOMB_X77_Y40_N26 9 " "Info: 9: + IC(0.248 ns) + CELL(0.419 ns) = 9.600 ns; Loc. = LCCOMB_X77_Y40_N26; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[14\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.667 ns" { mux:MUX1|BUSWIRES[14]~5291 mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.002 ns ( 31.27 % ) " "Info: Total cell delay = 3.002 ns ( 31.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.598 ns ( 68.73 % ) " "Info: Total interconnect delay = 6.598 ns ( 68.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "9.600 ns" { Resetn mux:MUX1|BUSWIRES[1]~5195 mux:MUX1|BUSWIRES[14]~5286 mux:MUX1|BUSWIRES[14]~5287 mux:MUX1|BUSWIRES[14]~5288 mux:MUX1|BUSWIRES[14]~5289 mux:MUX1|BUSWIRES[14]~5290 mux:MUX1|BUSWIRES[14]~5291 mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "9.600 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[1]~5195 {} mux:MUX1|BUSWIRES[14]~5286 {} mux:MUX1|BUSWIRES[14]~5287 {} mux:MUX1|BUSWIRES[14]~5288 {} mux:MUX1|BUSWIRES[14]~5289 {} mux:MUX1|BUSWIRES[14]~5290 {} mux:MUX1|BUSWIRES[14]~5291 {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 2.683ns 1.018ns 0.243ns 0.684ns 0.240ns 0.730ns 0.752ns 0.248ns } { 0.000ns 0.959ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.391 ns + " "Info: + Micro setup delay of destination is 1.391 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Resetn destination 6.524 ns - Shortest register " "Info: - Shortest clock path from clock \"Resetn\" to destination register is 6.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.150 ns) 2.923 ns mux:MUX1\|BUSWIRES\[15\]~5207 2 COMB LCCOMB_X77_Y37_N22 1 " "Info: 2: + IC(1.814 ns) + CELL(0.150 ns) = 2.923 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.964 ns" { Resetn mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 4.784 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 3 COMB CLKCTRL_G7 16 " "Info: 3: + IC(1.861 ns) + CELL(0.000 ns) = 4.784 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.150 ns) 6.524 ns mux:MUX1\|BUSWIRES\[14\] 4 REG LCCOMB_X77_Y40_N26 9 " "Info: 4: + IC(1.590 ns) + CELL(0.150 ns) = 6.524 ns; Loc. = LCCOMB_X77_Y40_N26; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[14\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.740 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 19.30 % ) " "Info: Total cell delay = 1.259 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 80.70 % ) " "Info: Total interconnect delay = 5.265 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.524 ns" { Resetn mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.524 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 1.814ns 1.861ns 1.590ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "9.600 ns" { Resetn mux:MUX1|BUSWIRES[1]~5195 mux:MUX1|BUSWIRES[14]~5286 mux:MUX1|BUSWIRES[14]~5287 mux:MUX1|BUSWIRES[14]~5288 mux:MUX1|BUSWIRES[14]~5289 mux:MUX1|BUSWIRES[14]~5290 mux:MUX1|BUSWIRES[14]~5291 mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "9.600 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[1]~5195 {} mux:MUX1|BUSWIRES[14]~5286 {} mux:MUX1|BUSWIRES[14]~5287 {} mux:MUX1|BUSWIRES[14]~5288 {} mux:MUX1|BUSWIRES[14]~5289 {} mux:MUX1|BUSWIRES[14]~5290 {} mux:MUX1|BUSWIRES[14]~5291 {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 2.683ns 1.018ns 0.243ns 0.684ns 0.240ns 0.730ns 0.752ns 0.248ns } { 0.000ns 0.959ns 0.438ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.419ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.524 ns" { Resetn mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[14] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.524 ns" { Resetn {} Resetn~combout {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[14] {} } { 0.000ns 0.000ns 1.814ns 1.861ns 1.590ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock BusWires\[11\] mux:MUX1\|BUSWIRES\[11\] 18.333 ns register " "Info: tco from clock \"Clock\" to destination pin \"BusWires\[11\]\" through register \"mux:MUX1\|BUSWIRES\[11\]\" is 18.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 13.491 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 13.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.150 ns) 13.491 ns mux:MUX1\|BUSWIRES\[11\] 10 REG LCCOMB_X77_Y38_N14 9 " "Info: 10: + IC(1.553 ns) + CELL(0.150 ns) = 13.491 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 28.66 % ) " "Info: Total cell delay = 3.866 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.625 ns ( 71.34 % ) " "Info: Total interconnect delay = 9.625 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.842 ns + Longest register pin " "Info: + Longest register to pin delay is 4.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux:MUX1\|BUSWIRES\[11\] 1 REG LCCOMB_X77_Y38_N14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X77_Y38_N14; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(2.808 ns) 4.842 ns BusWires\[11\] 2 PIN PIN_B24 0 " "Info: 2: + IC(2.034 ns) + CELL(2.808 ns) = 4.842 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'BusWires\[11\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.842 ns" { mux:MUX1|BUSWIRES[11] BusWires[11] } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 57.99 % ) " "Info: Total cell delay = 2.808 ns ( 57.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.034 ns ( 42.01 % ) " "Info: Total interconnect delay = 2.034 ns ( 42.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.842 ns" { mux:MUX1|BUSWIRES[11] BusWires[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "4.842 ns" { mux:MUX1|BUSWIRES[11] {} BusWires[11] {} } { 0.000ns 2.034ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.491 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.491 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[11] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.553ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.842 ns" { mux:MUX1|BUSWIRES[11] BusWires[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "4.842 ns" { mux:MUX1|BUSWIRES[11] {} BusWires[11] {} } { 0.000ns 2.034ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Resetn Done 7.349 ns Longest " "Info: Longest tpd from source pin \"Resetn\" to destination pin \"Done\" is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.438 ns) 2.965 ns Mux57~79 2 COMB LCCOMB_X74_Y37_N18 2 " "Info: 2: + IC(1.568 ns) + CELL(0.438 ns) = 2.965 ns; Loc. = LCCOMB_X74_Y37_N18; Fanout = 2; COMB Node = 'Mux57~79'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { Resetn Mux57~79 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(2.602 ns) 7.349 ns Done 3 PIN PIN_M23 0 " "Info: 3: + IC(1.782 ns) + CELL(2.602 ns) = 7.349 ns; Loc. = PIN_M23; Fanout = 0; PIN Node = 'Done'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "4.384 ns" { Mux57~79 Done } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 54.42 % ) " "Info: Total cell delay = 3.999 ns ( 54.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 45.58 % ) " "Info: Total interconnect delay = 3.350 ns ( 45.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "7.349 ns" { Resetn Mux57~79 Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "7.349 ns" { Resetn {} Resetn~combout {} Mux57~79 {} Done {} } { 0.000ns 0.000ns 1.568ns 1.782ns } { 0.000ns 0.959ns 0.438ns 2.602ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mux:MUX1\|BUSWIRES\[0\] Resetn Clock 8.060 ns register " "Info: th for register \"mux:MUX1\|BUSWIRES\[0\]\" (data pin = \"Resetn\", clock pin = \"Clock\") is 8.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 13.570 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 13.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 12; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.002 ns) + CELL(0.787 ns) 4.778 ns upcount:Tstep\|Count\[0\] 2 REG LCFF_X77_Y37_N9 10 " "Info: 2: + IC(3.002 ns) + CELL(0.787 ns) = 4.778 ns; Loc. = LCFF_X77_Y37_N9; Fanout = 10; REG Node = 'upcount:Tstep\|Count\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.789 ns" { Clock upcount:Tstep|Count[0] } "NODE_NAME" } } { "upcount.vhd" "" { Text "C:/Users/c/Desktop/proc1/upcount.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 5.715 ns ROUT\[0\]~702 3 COMB LCCOMB_X76_Y37_N10 5 " "Info: 3: + IC(0.517 ns) + CELL(0.420 ns) = 5.715 ns; Loc. = LCCOMB_X76_Y37_N10; Fanout = 5; COMB Node = 'ROUT\[0\]~702'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { upcount:Tstep|Count[0] ROUT[0]~702 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 6.654 ns mux:MUX1\|BUSWIRES\[15\]~5193 4 COMB LCCOMB_X78_Y37_N0 2 " "Info: 4: + IC(0.664 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X78_Y37_N0; Fanout = 2; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5193'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.939 ns" { ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.420 ns) 7.751 ns ROUT\[1\]~715 5 COMB LCCOMB_X76_Y37_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.420 ns) = 7.751 ns; Loc. = LCCOMB_X76_Y37_N26; Fanout = 2; COMB Node = 'ROUT\[1\]~715'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.097 ns" { mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.275 ns) 8.464 ns mux:MUX1\|BUSWIRES\[15\]~5205 6 COMB LCCOMB_X75_Y37_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.275 ns) = 8.464 ns; Loc. = LCCOMB_X75_Y37_N24; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5205'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.713 ns" { ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.275 ns) 9.397 ns mux:MUX1\|BUSWIRES\[15\]~5206 7 COMB LCCOMB_X77_Y37_N20 1 " "Info: 7: + IC(0.658 ns) + CELL(0.275 ns) = 9.397 ns; Loc. = LCCOMB_X77_Y37_N20; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5206'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.933 ns" { mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 9.927 ns mux:MUX1\|BUSWIRES\[15\]~5207 8 COMB LCCOMB_X77_Y37_N22 1 " "Info: 8: + IC(0.255 ns) + CELL(0.275 ns) = 9.927 ns; Loc. = LCCOMB_X77_Y37_N22; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.000 ns) 11.788 ns mux:MUX1\|BUSWIRES\[15\]~5207clkctrl 9 COMB CLKCTRL_G7 16 " "Info: 9: + IC(1.861 ns) + CELL(0.000 ns) = 11.788 ns; Loc. = CLKCTRL_G7; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[15\]~5207clkctrl'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.271 ns) 13.570 ns mux:MUX1\|BUSWIRES\[0\] 10 REG LCCOMB_X76_Y37_N0 9 " "Info: 10: + IC(1.511 ns) + CELL(0.271 ns) = 13.570 ns; Loc. = LCCOMB_X76_Y37_N0; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.782 ns" { mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.987 ns ( 29.38 % ) " "Info: Total cell delay = 3.987 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.583 ns ( 70.62 % ) " "Info: Total interconnect delay = 9.583 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.570 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.570 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.511ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.510 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Resetn 1 CLK PIN_H15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 10; CLK Node = 'Resetn'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.150 ns) 2.924 ns DINOUT~29 2 COMB LCCOMB_X77_Y37_N18 3 " "Info: 2: + IC(1.815 ns) + CELL(0.150 ns) = 2.924 ns; Loc. = LCCOMB_X77_Y37_N18; Fanout = 3; COMB Node = 'DINOUT~29'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.965 ns" { Resetn DINOUT~29 } "NODE_NAME" } } { "proc.vhd" "" { Text "C:/Users/c/Desktop/proc1/proc.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.436 ns) 4.093 ns mux:MUX1\|BUSWIRES\[0\]~5202 3 COMB LCCOMB_X75_Y37_N4 16 " "Info: 3: + IC(0.733 ns) + CELL(0.436 ns) = 4.093 ns; Loc. = LCCOMB_X75_Y37_N4; Fanout = 16; COMB Node = 'mux:MUX1\|BUSWIRES\[0\]~5202'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "1.169 ns" { DINOUT~29 mux:MUX1|BUSWIRES[0]~5202 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.419 ns) 4.963 ns mux:MUX1\|BUSWIRES\[0\]~5203 4 COMB LCCOMB_X76_Y37_N14 1 " "Info: 4: + IC(0.451 ns) + CELL(0.419 ns) = 4.963 ns; Loc. = LCCOMB_X76_Y37_N14; Fanout = 1; COMB Node = 'mux:MUX1\|BUSWIRES\[0\]~5203'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.870 ns" { mux:MUX1|BUSWIRES[0]~5202 mux:MUX1|BUSWIRES[0]~5203 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.150 ns) 5.510 ns mux:MUX1\|BUSWIRES\[0\] 5 REG LCCOMB_X76_Y37_N0 9 " "Info: 5: + IC(0.397 ns) + CELL(0.150 ns) = 5.510 ns; Loc. = LCCOMB_X76_Y37_N0; Fanout = 9; REG Node = 'mux:MUX1\|BUSWIRES\[0\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.547 ns" { mux:MUX1|BUSWIRES[0]~5203 mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/c/Desktop/proc1/mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 38.37 % ) " "Info: Total cell delay = 2.114 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.396 ns ( 61.63 % ) " "Info: Total interconnect delay = 3.396 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.510 ns" { Resetn DINOUT~29 mux:MUX1|BUSWIRES[0]~5202 mux:MUX1|BUSWIRES[0]~5203 mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "5.510 ns" { Resetn {} Resetn~combout {} DINOUT~29 {} mux:MUX1|BUSWIRES[0]~5202 {} mux:MUX1|BUSWIRES[0]~5203 {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 1.815ns 0.733ns 0.451ns 0.397ns } { 0.000ns 0.959ns 0.150ns 0.436ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "13.570 ns" { Clock upcount:Tstep|Count[0] ROUT[0]~702 mux:MUX1|BUSWIRES[15]~5193 ROUT[1]~715 mux:MUX1|BUSWIRES[15]~5205 mux:MUX1|BUSWIRES[15]~5206 mux:MUX1|BUSWIRES[15]~5207 mux:MUX1|BUSWIRES[15]~5207clkctrl mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "13.570 ns" { Clock {} Clock~combout {} upcount:Tstep|Count[0] {} ROUT[0]~702 {} mux:MUX1|BUSWIRES[15]~5193 {} ROUT[1]~715 {} mux:MUX1|BUSWIRES[15]~5205 {} mux:MUX1|BUSWIRES[15]~5206 {} mux:MUX1|BUSWIRES[15]~5207 {} mux:MUX1|BUSWIRES[15]~5207clkctrl {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 3.002ns 0.517ns 0.664ns 0.677ns 0.438ns 0.658ns 0.255ns 1.861ns 1.511ns } { 0.000ns 0.989ns 0.787ns 0.420ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.000ns 0.271ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.510 ns" { Resetn DINOUT~29 mux:MUX1|BUSWIRES[0]~5202 mux:MUX1|BUSWIRES[0]~5203 mux:MUX1|BUSWIRES[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "5.510 ns" { Resetn {} Resetn~combout {} DINOUT~29 {} mux:MUX1|BUSWIRES[0]~5202 {} mux:MUX1|BUSWIRES[0]~5203 {} mux:MUX1|BUSWIRES[0] {} } { 0.000ns 0.000ns 1.815ns 0.733ns 0.451ns 0.397ns } { 0.000ns 0.959ns 0.150ns 0.436ns 0.419ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 20:12:20 2016 " "Info: Processing ended: Wed Jan 06 20:12:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
