// Seed: 1720397085
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  tri1 id_3;
  assign id_2 = 1;
  initial id_3[1>1] = 1;
endmodule
