--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml finalProject.twx finalProject.ncd -o finalProject.twr
finalProject.pcf -ucf finalProjectMojo.ucf

Design file:              finalProject.ncd
Physical constraint file: finalProject.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
start       |    2.022(R)|      SLOW  |   -0.616(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        10.203(R)|      SLOW  |         4.185(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         9.764(R)|      SLOW  |         3.945(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |        10.506(R)|      SLOW  |         4.375(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |        10.644(R)|      SLOW  |         4.427(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         9.959(R)|      SLOW  |         4.054(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        10.162(R)|      SLOW  |         4.192(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        10.465(R)|      SLOW  |         4.353(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        10.446(R)|      SLOW  |         4.344(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<8>      |        10.141(R)|      SLOW  |         4.179(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<9>      |        10.450(R)|      SLOW  |         4.325(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<10>     |        11.106(R)|      SLOW  |         4.694(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<11>     |        11.072(R)|      SLOW  |         4.643(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<12>     |        10.694(R)|      SLOW  |         4.538(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<13>     |        11.954(R)|      SLOW  |         5.213(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<14>     |        11.709(R)|      SLOW  |         5.153(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<15>     |        10.762(R)|      SLOW  |         4.607(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<16>     |        10.412(R)|      SLOW  |         4.428(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<17>     |        10.372(R)|      SLOW  |         4.381(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<18>     |        10.298(R)|      SLOW  |         4.343(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<19>     |        11.927(R)|      SLOW  |         5.264(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<20>     |        12.666(R)|      SLOW  |         6.010(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<21>     |        10.434(R)|      SLOW  |         4.414(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<22>     |        10.124(R)|      SLOW  |         4.227(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<23>     |        10.063(R)|      SLOW  |         4.204(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.095|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SEL<0>         |LED<0>         |    9.921|
SEL<1>         |LED<1>         |    9.782|
SEL<2>         |LED<2>         |   10.198|
SEL<3>         |LED<3>         |   10.097|
SEL<4>         |LED<4>         |   10.079|
SEL<5>         |LED<5>         |    9.844|
SEL<6>         |LED<6>         |   10.594|
SEL<7>         |LED<7>         |   10.118|
SEL<8>         |LED<8>         |   10.389|
SEL<9>         |LED<9>         |   10.075|
SEL<10>        |LED<10>        |   10.301|
SEL<11>        |LED<11>        |   10.973|
SEL<12>        |LED<12>        |   10.236|
SEL<13>        |LED<13>        |   11.181|
SEL<14>        |LED<14>        |   10.676|
SEL<15>        |LED<15>        |   10.410|
SEL<16>        |LED<16>        |   10.921|
SEL<17>        |LED<17>        |   10.728|
SEL<18>        |LED<18>        |   11.701|
SEL<19>        |LED<19>        |   11.367|
SEL<20>        |LED<20>        |   12.212|
SEL<21>        |LED<21>        |   11.673|
SEL<22>        |LED<22>        |   10.953|
SEL<23>        |LED<23>        |   10.447|
---------------+---------------+---------+


Analysis completed Fri Feb 24 15:04:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



