#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017cba288760 .scope module, "f2s_control_2_tb" "f2s_control_2_tb" 2 6;
 .timescale -9 -9;
v0000017cba281a70_0 .var "aclk", 0 0;
v0000017cba2812f0_0 .var "adat", 0 0;
v0000017cba2819d0_0 .var "bclk", 0 0;
v0000017cba281890_0 .net "bdat", 0 0, v0000017cba281610_0;  1 drivers
v0000017cba281430_0 .var "rst", 0 0;
E_0000017cba2398a0 .event posedge, v0000017cba277d40_0;
S_0000017cba2888f0 .scope module, "M1" "f2s_control" 2 14, 3 4 0, S_0000017cba288760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "adat";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "aclk";
    .port_info 3 /INPUT 1 "bclk";
    .port_info 4 /OUTPUT 1 "bdat";
L_0000017cba28b120 .functor AND 1, v0000017cba281a70_0, v0000017cba281390_0, C4<1>, C4<1>;
v0000017cba277c00_0 .var "abdat1", 0 0;
v0000017cba236fa0_0 .var "abdat2", 0 0;
v0000017cba277d40_0 .net "aclk", 0 0, v0000017cba281a70_0;  1 drivers
v0000017cba288a80_0 .net "aclk_gt", 0 0, L_0000017cba28b120;  1 drivers
v0000017cba288b20_0 .net "adat", 0 0, v0000017cba2812f0_0;  1 drivers
v0000017cba280d00_0 .var "adat1", 0 0;
v0000017cba280da0_0 .net "bclk", 0 0, v0000017cba2819d0_0;  1 drivers
v0000017cba281610_0 .var "bdat", 0 0;
v0000017cba280f30_0 .var "bdat1", 0 0;
v0000017cba281930_0 .var "bdat2", 0 0;
v0000017cba281c50_0 .var "bdat3", 0 0;
v0000017cba2817f0_0 .net "rst", 0 0, v0000017cba281430_0;  1 drivers
v0000017cba281390_0 .var "stall", 0 0;
E_0000017cba239a20/0 .event negedge, v0000017cba2817f0_0;
E_0000017cba239a20/1 .event posedge, v0000017cba288a80_0;
E_0000017cba239a20 .event/or E_0000017cba239a20/0, E_0000017cba239a20/1;
E_0000017cba23a560 .event anyedge, v0000017cba236fa0_0, v0000017cba280d00_0;
E_0000017cba239a60 .event anyedge, v0000017cba281c50_0, v0000017cba281930_0;
E_0000017cba239c20/0 .event negedge, v0000017cba2817f0_0;
E_0000017cba239c20/1 .event posedge, v0000017cba280da0_0;
E_0000017cba239c20 .event/or E_0000017cba239c20/0, E_0000017cba239c20/1;
E_0000017cba239ae0/0 .event negedge, v0000017cba2817f0_0;
E_0000017cba239ae0/1 .event posedge, v0000017cba277d40_0;
E_0000017cba239ae0 .event/or E_0000017cba239ae0/0, E_0000017cba239ae0/1;
    .scope S_0000017cba2888f0;
T_0 ;
    %wait E_0000017cba239ae0;
    %load/vec4 v0000017cba2817f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000017cba277c00_0, 0;
    %assign/vec4 v0000017cba236fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017cba277c00_0;
    %load/vec4 v0000017cba281930_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000017cba277c00_0, 0;
    %assign/vec4 v0000017cba236fa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017cba2888f0;
T_1 ;
    %wait E_0000017cba239c20;
    %load/vec4 v0000017cba2817f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000017cba280f30_0, 0;
    %assign/vec4 v0000017cba281930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017cba280f30_0;
    %load/vec4 v0000017cba280d00_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000017cba280f30_0, 0;
    %assign/vec4 v0000017cba281930_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017cba2888f0;
T_2 ;
    %wait E_0000017cba239c20;
    %load/vec4 v0000017cba2817f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba281c50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017cba281930_0;
    %assign/vec4 v0000017cba281c50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017cba2888f0;
T_3 ;
    %wait E_0000017cba239a60;
    %load/vec4 v0000017cba281c50_0;
    %load/vec4 v0000017cba281930_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %assign/vec4 v0000017cba281610_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017cba2888f0;
T_4 ;
    %wait E_0000017cba23a560;
    %load/vec4 v0000017cba236fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017cba281390_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017cba280d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba281390_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017cba281390_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017cba2888f0;
T_5 ;
    %wait E_0000017cba239a20;
    %load/vec4 v0000017cba2817f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba280d00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017cba288b20_0;
    %assign/vec4 v0000017cba280d00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017cba288760;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "f2s_control_2.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba281a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba2819d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba281430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba2812f0_0, 0;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017cba281430_0, 0;
    %delay 20, 0;
    %wait E_0000017cba2398a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017cba2812f0_0, 0;
    %wait E_0000017cba2398a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017cba2812f0_0, 0;
    %delay 1000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000017cba288760;
T_7 ;
    %delay 7, 0;
    %load/vec4 v0000017cba281a70_0;
    %inv;
    %assign/vec4 v0000017cba281a70_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017cba288760;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0000017cba2819d0_0;
    %inv;
    %assign/vec4 v0000017cba2819d0_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "f2s_control_2_tb.v";
    "./f2s_control_2.v";
