
---------- Begin Simulation Statistics ----------
final_tick                                 1112528400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187017                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406836                       # Number of bytes of host memory used
host_op_rate                                   326129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.33                       # Real time elapsed on the host
host_tick_rate                               98160383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2119591                       # Number of instructions simulated
sim_ops                                       3696267                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001113                       # Number of seconds simulated
sim_ticks                                  1112528400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               445755                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24296                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            472982                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             244461                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          445755                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           201294                       # Number of indirect misses.
system.cpu.branchPred.lookups                  500665                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12114                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12033                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2431995                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1970850                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24387                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     356465                       # Number of branches committed
system.cpu.commit.bw_lim_events                610960                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887081                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2119591                       # Number of instructions committed
system.cpu.commit.committedOps                3696267                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2379104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.553638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1165243     48.98%     48.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189745      7.98%     56.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176786      7.43%     64.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       236370      9.94%     74.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       610960     25.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2379104                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      78323                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10258                       # Number of function calls committed.
system.cpu.commit.int_insts                   3637378                       # Number of committed integer instructions.
system.cpu.commit.loads                        504369                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20932      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2905423     78.60%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1999      0.05%     79.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38333      1.04%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3043      0.08%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.17%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12017      0.33%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12936      0.35%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8276      0.22%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          484635     13.11%     94.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168062      4.55%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19734      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12239      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3696267                       # Class of committed instruction
system.cpu.commit.refs                         684670                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2119591                       # Number of Instructions Simulated
system.cpu.committedOps                       3696267                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.312197                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.312197                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8214                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33040                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48452                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4396                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027403                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4799483                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   309322                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1170618                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24452                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88705                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      588296                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2055                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      199629                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      500665                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    251603                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2249403                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4648                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2888413                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180010                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             345909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             256575                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038504                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2620500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.935876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1243800     47.46%     47.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    78018      2.98%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60860      2.32%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78063      2.98%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1159759     44.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2620500                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    128522                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70303                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    222470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    222470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    222470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    222470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    222470400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    222470000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8850800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8850400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       585600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       585200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4886400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4727600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4777600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80330800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80219600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80309200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1695351200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          160822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28801                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   387263                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.521049                       # Inst execution rate
system.cpu.iew.exec_refs                       789713                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     199596                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695260                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                620913                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               605                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210214                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4583284                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                590117                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34781                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4230526                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3288                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9286                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24452                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15407                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40759                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116542                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29912                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20427                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8374                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5899729                       # num instructions consuming a value
system.cpu.iew.wb_count                       4208386                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568141                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3351879                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.513088                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4215458                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6550661                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3629277                       # number of integer regfile writes
system.cpu.ipc                               0.762080                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.762080                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26929      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3337056     78.24%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2021      0.05%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42232      0.99%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4589      0.11%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1262      0.03%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6892      0.16%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15656      0.37%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14732      0.35%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8872      0.21%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2242      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               575017     13.48%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              188552      4.42%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25620      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13638      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4265310                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   95104                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              191601                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        91684                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             135519                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4143277                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10977972                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4116702                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5334848                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4582164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4265310                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18456                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            378                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1313613                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2620500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.627670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1177671     44.94%     44.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179868      6.86%     51.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              308565     11.78%     63.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              349272     13.33%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              605124     23.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2620500                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.533555                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      251707                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13332                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4541                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               620913                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210214                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1599546                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2781322                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  837507                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5042359                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              159                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46781                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359611                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15269                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4520                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12340395                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4724813                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6436620                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1200811                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  78619                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24452                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177569                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            162890                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7492460                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20550                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206082                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6351492                       # The number of ROB reads
system.cpu.rob.rob_writes                     9408972                       # The number of ROB writes
system.cpu.timesIdled                            1692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38418                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              436                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          638                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            638                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              122                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12114                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8014                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12114                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       949120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       949120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  949120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13481                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11320988                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29261612                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17766                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4119                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23897                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                890                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2083                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2083                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17766                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8843                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49422                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58265                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       194048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1447360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10343                       # Total snoops (count)
system.l2bus.snoopTraffic                       86592                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30190                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014939                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121582                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29740     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      449      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30190                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20178797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19018644                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3642399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       247897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           247897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       247897                       # number of overall hits
system.cpu.icache.overall_hits::total          247897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3706                       # number of overall misses
system.cpu.icache.overall_misses::total          3706                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177560399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177560399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177560399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177560399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       251603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       251603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       251603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       251603                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014730                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014730                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014730                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014730                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47911.602536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47911.602536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47911.602536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47911.602536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          671                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          671                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3035                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144939199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144939199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144939199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144939199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47755.914003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47755.914003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47755.914003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47755.914003                       # average overall mshr miss latency
system.cpu.icache.replacements                   2777                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       247897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          247897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3706                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177560399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177560399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       251603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       251603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47911.602536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47911.602536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144939199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144939199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47755.914003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47755.914003                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.477586                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              236569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.127384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.477586                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            506241                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           506241                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       692339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           692339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       692339                       # number of overall hits
system.cpu.dcache.overall_hits::total          692339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34375                       # number of overall misses
system.cpu.dcache.overall_misses::total         34375                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1671511199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1671511199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1671511199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1671511199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       726714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       726714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       726714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       726714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047302                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48625.780335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48625.780335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48625.780335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48625.780335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.059238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1718                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2769                       # number of writebacks
system.cpu.dcache.writebacks::total              2769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21927                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21927                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16816                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    573331999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    573331999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    573331999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251443720                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824775719                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023140                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46058.161873                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46058.161873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46058.161873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57564.954212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49047.081292                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15790                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       514134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          514134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1563590400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1563590400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       546381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       546381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48487.933761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48487.933761                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468830400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468830400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45240.798996                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45240.798996                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107920799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107920799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50714.661184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50714.661184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104501599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104501599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50120.670983                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50120.670983                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4368                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4368                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251443720                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251443720                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57564.954212                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57564.954212                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.875157                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633779                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.137999                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   736.346652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.528506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.719089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1470242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1470242                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1083                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4892                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          889                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6864                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1083                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4892                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          889                       # number of overall hits
system.l2cache.overall_hits::total               6864                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1948                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7554                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3479                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12981                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1948                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7554                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3479                       # number of overall misses
system.l2cache.overall_misses::total            12981                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132170400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516986800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241580796                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890737996                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132170400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516986800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241580796                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890737996                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3031                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12446                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4368                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19845                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3031                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12446                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4368                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19845                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.642692                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606942                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796474                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654119                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.642692                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606942                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796474                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654119                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67849.281314                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68438.813873                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69439.722909                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68618.596102                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67849.281314                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68438.813873                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69439.722909                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68618.596102                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1948                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7547                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3459                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12954                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1948                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7547                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3459                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          527                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13481                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116586400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456229600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213051615                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785867615                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116586400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456229600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213051615                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31575900                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    817443515                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.642692                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606380                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791896                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.652759                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.642692                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606380                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791896                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.679315                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59849.281314                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60451.782165                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61593.412836                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60666.019376                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59849.281314                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60451.782165                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61593.412836                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59916.318786                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60636.712039                       # average overall mshr miss latency
system.l2cache.replacements                      9449                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          527                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          527                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31575900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31575900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59916.318786                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59916.318786                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          715                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              715                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1368                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1368                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95920800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95920800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2083                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2083                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.656745                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.656745                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70117.543860                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70117.543860                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     84812400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     84812400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.656265                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.656265                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62042.721287                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62042.721287                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1083                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4177                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          889                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6149                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1948                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6186                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3479                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11613                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132170400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421066000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241580796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    794817196                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17762                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.642692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596931                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796474                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.653812                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67849.281314                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68067.571937                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69439.722909                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68442.021528                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1948                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6180                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3459                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11587                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116586400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371417200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213051615                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701055215                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.642692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596352                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791896                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.652348                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59849.281314                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60099.870550                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61593.412836                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60503.600155                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3707.930149                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25770                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9449                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.727273                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.640756                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   300.466599                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2343.964896                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.699532                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   135.158366                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.073356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572257                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032998                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905256                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1179                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2917                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1075                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          829                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287842                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712158                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320793                       # Number of tag accesses
system.l2cache.tags.data_accesses              320793                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1112528400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          483008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              862784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124672                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1948                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7547                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          527                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13481                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112061858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          434153411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198984583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30316529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              775516382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112061858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112061858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77603412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77603412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77603412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112061858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         434153411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198984583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30316529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             853119795                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1177890400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2758111                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407860                       # Number of bytes of host memory used
host_op_rate                                  4812528                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.83                       # Real time elapsed on the host
host_tick_rate                               78579357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2293992                       # Number of instructions simulated
sim_ops                                       4002975                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    65362000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24004                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1424                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             25549                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18494                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           24004                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5510                       # Number of indirect misses.
system.cpu.branchPred.lookups                   30990                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2532                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          370                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    250454                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   141001                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1424                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      23115                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50746                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           74684                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               174401                       # Number of instructions committed
system.cpu.commit.committedOps                 306708                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       140570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.181888                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.509468                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15419     10.97%     10.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        52681     37.48%     48.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14129     10.05%     58.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7595      5.40%     63.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50746     36.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       140570                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1933                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2057                       # Number of function calls committed.
system.cpu.commit.int_insts                    298836                       # Number of committed integer instructions.
system.cpu.commit.loads                         29344                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         6700      2.18%      2.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           224436     73.18%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            26137      8.52%     83.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             65      0.02%     83.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             392      0.13%     84.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.01%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.02%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            120      0.04%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.01%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           28987      9.45%     93.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          19014      6.20%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          357      0.12%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          344      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            306708                       # Class of committed instruction
system.cpu.commit.refs                          48702                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      174401                       # Number of Instructions Simulated
system.cpu.committedOps                        306708                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.936950                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.936950                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           15                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 32192                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 394639                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    20495                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     97998                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1434                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7738                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       33583                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       20064                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       30990                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     26915                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        130365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   202                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         232497                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2868                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.189651                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              28058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              21026                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.422827                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             159857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.565330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.769815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    44084     27.58%     27.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8879      5.55%     33.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9057      5.67%     38.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8255      5.16%     43.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    89582     56.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               159857                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3427                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1775                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16697600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16697600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16697600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16697600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16697200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16697600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5556800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5556400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        76400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        77600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        75600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        76800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      5396800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      5379200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      5406400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      5397200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      133234400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1531                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    25576                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.074416                       # Inst execution rate
system.cpu.iew.exec_refs                        53641                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      20064                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18863                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 37276                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                24517                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              381391                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 33577                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1326                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                338970                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1434                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     7                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3149                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7932                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5160                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          878                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            653                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    610649                       # num instructions consuming a value
system.cpu.iew.wb_count                        338639                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.437754                       # average fanout of values written-back
system.cpu.iew.wb_producers                    267314                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.072391                       # insts written-back per cycle
system.cpu.iew.wb_sent                         338769                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   649971                       # number of integer regfile reads
system.cpu.int_regfile_writes                  345168                       # number of integer regfile writes
system.cpu.ipc                               1.067293                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.067293                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7210      2.12%      2.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                250463     73.60%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   10      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27773      8.16%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  93      0.03%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  403      0.12%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.03%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   85      0.02%     84.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 129      0.04%     84.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.02%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                33383      9.81%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               19759      5.81%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             460      0.14%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            346      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 340295                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2233                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                4476                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2175                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2923                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 330852                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             836682                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       336464                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            453164                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     381370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    340295                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           74684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               710                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       167677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        159857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.128746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.470992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29661     18.55%     18.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               31700     19.83%     38.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               30194     18.89%     57.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               25001     15.64%     72.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43301     27.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          159857                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.082525                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       26915                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7893                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5693                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                37276                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               24517                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  104235                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           163405                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   21478                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                448675                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8664                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24747                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1202874                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 389877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              566395                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    100197                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1434                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 11657                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   117725                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4071                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           774906                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     21705                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       471216                       # The number of ROB reads
system.cpu.rob.rob_writes                      782072                       # The number of ROB writes
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           91                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            183                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           46                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            97                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 51                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                51                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      51    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  51                       # Request fanout histogram
system.membus.reqLayer2.occupancy               42000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             109000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  91                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               127                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             92                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     274                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                52                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                144                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041667                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.200524                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      138     95.83%     95.83% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      4.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  144                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               45600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                85196                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               63600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        65362000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        26846                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26846                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26846                       # number of overall hits
system.cpu.icache.overall_hits::total           26846                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3163200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3163200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3163200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3163200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        26915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        26915                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        26915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        26915                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002564                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45843.478261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45843.478261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45843.478261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45843.478261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2696400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2696400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2696400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2696400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49933.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49933.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49933.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49933.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        26846                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26846                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3163200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3163200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        26915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        26915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45843.478261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45843.478261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2696400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2696400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49933.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49933.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1755                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.113208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             53883                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            53883                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        49719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            49719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        49719                       # number of overall hits
system.cpu.dcache.overall_hits::total           49719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           71                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             71                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           71                       # number of overall misses
system.cpu.dcache.overall_misses::total            71                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2653600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2653600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2653600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2653600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        49790                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        49790                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        49790                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        49790                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001426                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001426                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37374.647887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37374.647887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37374.647887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37374.647887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           36                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           36                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1152800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1152800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1152800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1180796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32937.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32937.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32937.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31073.578947                       # average overall mshr miss latency
system.cpu.dcache.replacements                     38                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        30361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           30361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2653600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2653600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        30432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        30432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37374.647887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37374.647887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1152800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1152800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32937.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32937.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        19358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        19358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        19358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2171                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                38                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.131579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.881993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.118007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.202264                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          688                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.202148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             99618                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            99618                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  40                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 40                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            38                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                52                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           38                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               52                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2498400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       934400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3432800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2498400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       934400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3432800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           54                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              92                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           54                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             92                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.703704                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.565217                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.703704                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.565217                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65747.368421                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66742.857143                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66015.384615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65747.368421                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66742.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66015.384615                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2202400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       822400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3024800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2202400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       822400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3024800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.703704                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.565217                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.703704                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.565217                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57957.894737                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58742.857143                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58169.230769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57957.894737                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58742.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58169.230769                       # average overall mshr miss latency
system.l2cache.replacements                        52                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           40                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2498400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       934400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3432800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           92                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.703704                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.565217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65747.368421                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66742.857143                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66015.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2202400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       822400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3024800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.703704                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.565217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57957.894737                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58742.857143                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58169.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    235                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   52                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.519231                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.019369                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1066.504458                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1822.042630                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1055.433542                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          112                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009770                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260377                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.257674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1169                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1160                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2591                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.285400                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.714600                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1516                       # Number of tag accesses
system.l2cache.tags.data_accesses                1516                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     65362000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   51                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           36229002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13708271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               49937272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      36229002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          36229002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1958324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1958324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1958324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          36229002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13708271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              51895597                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1231422800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4250553                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  7447811                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.56                       # Real time elapsed on the host
host_tick_rate                               95402365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2384745                       # Number of instructions simulated
sim_ops                                       4178985                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000054                       # Number of seconds simulated
sim_ticks                                    53532400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21476                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1459                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20878                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8958                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21476                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12518                       # Number of indirect misses.
system.cpu.branchPred.lookups                   24145                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1510                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1221                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    105346                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    62737                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1481                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      18476                       # Number of branches committed
system.cpu.commit.bw_lim_events                 27735                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28425                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                90753                       # Number of instructions committed
system.cpu.commit.committedOps                 176010                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       102951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.709648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677641                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40685     39.52%     39.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14371     13.96%     53.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9781      9.50%     62.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10379     10.08%     73.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27735     26.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       102951                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       7421                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1305                       # Number of function calls committed.
system.cpu.commit.int_insts                    170875                       # Number of committed integer instructions.
system.cpu.commit.loads                         22353                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          808      0.46%      0.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           133206     75.68%     76.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             737      0.42%     76.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.13%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            332      0.19%     76.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.13%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.06%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             975      0.55%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1056      0.60%     78.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1964      1.12%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.06%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           21006     11.93%     91.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13228      7.52%     98.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1347      0.77%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          684      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            176010                       # Class of committed instruction
system.cpu.commit.refs                          36265                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       90753                       # Number of Instructions Simulated
system.cpu.committedOps                        176010                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.474673                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.474673                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           68                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          167                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          297                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21644                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 215025                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    28527                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     57519                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1489                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1987                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       24879                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       15015                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       24145                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16655                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         79443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   443                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         114428                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           148                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180414                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              30054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10468                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.855019                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             111166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.013664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.906684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    48172     43.33%     43.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6347      5.71%     49.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2892      2.60%     51.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3300      2.97%     54.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    50455     45.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               111166                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     11915                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6556                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9832000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9832000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9832000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9832400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        66400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        66000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        66400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        66400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       465200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       437600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       466800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       465200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4067200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4063600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4075200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       77779600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1812                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19788                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.444897                       # Inst execution rate
system.cpu.iew.exec_refs                        39851                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14989                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12701                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 26310                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                40                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                16095                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              204416                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 24862                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2445                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                193372                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   613                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1489                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   677                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1787                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3959                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2183                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1627                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            185                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    218010                       # num instructions consuming a value
system.cpu.iew.wb_count                        192376                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619871                       # average fanout of values written-back
system.cpu.iew.wb_producers                    135138                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.437455                       # insts written-back per cycle
system.cpu.iew.wb_sent                         192743                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   286546                       # number of integer regfile reads
system.cpu.int_regfile_writes                  151543                       # number of integer regfile writes
system.cpu.ipc                               0.678116                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.678116                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1368      0.70%      0.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                147482     75.32%     76.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  738      0.38%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   268      0.14%     76.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 427      0.22%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.12%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  140      0.07%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1113      0.57%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1150      0.59%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2003      1.02%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                181      0.09%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23794     12.15%     91.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14501      7.41%     98.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1645      0.84%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            769      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 195815                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    8300                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               16649                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8107                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              10183                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 186147                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             486944                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       184269                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            222656                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     204114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    195815                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               795                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            173                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        35475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        111166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.761465                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.630457                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42158     37.92%     37.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11600     10.43%     48.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14116     12.70%     61.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17185     15.46%     76.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26107     23.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          111166                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.463151                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16681                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               619                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              599                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                26310                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16095                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   81294                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           133831                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   15345                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                203558                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    755                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    29758                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    247                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                536982                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 211729                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              241787                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     58090                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2580                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1489                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4008                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    38247                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             13471                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           315923                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2476                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3430                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       279651                       # The number of ROB reads
system.cpu.rob.rob_writes                      417155                       # The number of ROB writes
system.cpu.timesIdled                             404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           52                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1994                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               52                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              388                       # Transaction distribution
system.membus.trans_dist::ReadExReq                44                       # Transaction distribution
system.membus.trans_dist::ReadExResp               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           407                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 451                       # Request fanout histogram
system.membus.reqLayer2.occupancy              397639                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             971261                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 942                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           129                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1330                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 55                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                55                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            942                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2016                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          975                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2991                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        27072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    70080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               462                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1459                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036326                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.187165                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1406     96.37%     96.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                       53      3.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1459                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              390399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               892349                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              806799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        53532400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15871                       # number of overall hits
system.cpu.icache.overall_hits::total           15871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            784                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::total           784                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26397200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26397200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26397200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26397200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16655                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16655                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16655                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16655                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.047073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.047073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33669.897959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33669.897959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33669.897959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33669.897959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          672                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21178800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21178800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21178800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21178800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040348                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040348                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040348                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040348                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31516.071429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31516.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31516.071429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31516.071429                       # average overall mshr miss latency
system.cpu.icache.replacements                    672                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           784                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26397200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26397200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.047073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33669.897959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33669.897959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21178800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21178800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31516.071429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31516.071429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               56050                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.398707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             33982                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            33982                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        36452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            36452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        36452                       # number of overall hits
system.cpu.dcache.overall_hits::total           36452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            523                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          523                       # number of overall misses
system.cpu.dcache.overall_misses::total           523                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23618800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23618800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23618800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23618800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        36975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        36975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        36975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        36975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45160.229446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45160.229446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45160.229446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45160.229446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                33                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           98                       # number of writebacks
system.cpu.dcache.writebacks::total                98                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12109600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12109600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12109600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2878748                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14988348                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44195.620438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44195.620438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44195.620438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56446.039216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46117.993846                       # average overall mshr miss latency
system.cpu.dcache.replacements                    325                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        22569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20446000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43688.034188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43688.034188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          249                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8980800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8980800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41008.219178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41008.219178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3172800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3172800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13938                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57687.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57687.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3128800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3128800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56887.272727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56887.272727                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2878748                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2878748                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56446.039216                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56446.039216                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              159739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.412898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.563823                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.436177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          852                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.167969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             74275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            74275                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             418                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             118                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 546                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            418                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            118                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                546                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           156                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               451                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          254                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          156                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           41                       # number of overall misses
system.l2cache.overall_misses::total              451                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16854400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10780000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2766360                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     30400760                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16854400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10780000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2766360                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     30400760                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          672                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          274                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             997                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          672                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          274                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            997                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.377976                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.569343                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.803922                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.452357                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.377976                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.569343                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.803922                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.452357                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66355.905512                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69102.564103                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67472.195122                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67407.450111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66355.905512                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69102.564103                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67472.195122                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67407.450111                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          156                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          156                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14822400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9532000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2438360                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26792760                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14822400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9532000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2438360                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26792760                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.377976                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.569343                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.803922                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.452357                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.377976                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.569343                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.803922                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.452357                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58355.905512                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61102.564103                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59472.195122                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59407.450111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58355.905512                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61102.564103                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59472.195122                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59407.450111                       # average overall mshr miss latency
system.l2cache.replacements                       462                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           98                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           98                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           11                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               11                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           44                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             44                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2969600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2969600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.800000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67490.909091                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67490.909091                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           44                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           44                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2617600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2617600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59490.909091                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59490.909091                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          418                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          107                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          535                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16854400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7810400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2766360                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27431160                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          219                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.377976                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.511416                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.803922                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.432059                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66355.905512                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69735.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67472.195122                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67398.427518                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14822400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6914400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2438360                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24175160                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.377976                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.511416                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.803922                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.432059                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58355.905512                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61735.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59472.195122                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59398.427518                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14718                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4558                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.229048                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.498741                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1134.945979                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1798.036807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1014.288317                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   106.230156                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010376                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438974                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247629                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025935                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1037                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3059                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          984                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2516                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.253174                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.746826                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                16414                       # Number of tag accesses
system.l2cache.tags.data_accesses               16414                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     53532400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              156                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  451                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          303666565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          186503874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     49017044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              539187483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     303666565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         303666565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        37061667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              37061667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        37061667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         303666565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         186503874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     49017044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             576249150                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
