// Seed: 2815307599
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = id_2;
  wire id_7;
  tri1 id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13 = id_10;
endmodule
module module_2 (
    input wand id_0,
    output wire id_1,
    output wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input wand id_9,
    input uwire id_10
    , id_15,
    output wor id_11,
    input uwire id_12,
    input wire id_13
);
  assign id_1 = id_3;
  and primCall (id_1, id_10, id_12, id_13, id_15, id_3, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
