#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 17 13:25:28 2023
# Process ID: 11420
# Current directory: /home/pominiq/ProjectFolder/model_1/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11503
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2083.672 ; gain = 0.000 ; free physical = 748 ; free virtual = 3881
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
	Parameter DataWidth bound to: 188 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:67' bound to instance 'w2_V_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:391]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:80]
	Parameter DataWidth bound to: 188 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:92]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:24]
	Parameter DWIDTH bound to: 188 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom' (1#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V' (2#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V.vhd:80]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:403]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' (3#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' (4#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_1271_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:417]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U1' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:431]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U' of component 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1_DSP48_0' (5#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_26_1_1' (6#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U2' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:443]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U3' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:455]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U4' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U5' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U6' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U7' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U8' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:515]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U9' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:527]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U10' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U11' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_12s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_12s_26_1_1_U12' of component 'myproject_mul_mul_16s_12s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:563]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_12s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_12s_26_1_1_DSP48_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U' of component 'myproject_mul_mul_16s_12s_26_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_12s_26_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_12s_26_1_1_DSP48_1' (7#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_12s_26_1_1' (8#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:44]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:575]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (9#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (10#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (11#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (12#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:12' bound to instance 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0' of component 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:12' bound to instance 'grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_fu_128' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:129]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:47]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:141' bound to instance 'exp_table8_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:313]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:154]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:9' bound to instance 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8_rom_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:166]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:24]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8_rom' (13#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8' (14#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_exp_table8.vhd:154]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:181' bound to instance 'invert_table10_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:325]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:194]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:9' bound to instance 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom_U' of component 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:206]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:24]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom' (15#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe' (16#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' (17#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s' (18#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:711]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core' (19#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' (20#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:725]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_2_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:739]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:753]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:767]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_2_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:781]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:795]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:809]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_2_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:823]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:837]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_1_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:851]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg.vhd:59' bound to instance 'line_buffer_Array_V_2_2_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:865]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U41' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:879]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (21#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U42' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:921]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U43' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:963]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U44' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1005]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U45' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1047]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U46' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U47' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U48' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1173]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U49' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1215]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U50' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1257]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U51' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U52' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1341]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U53' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U54' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1425]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U55' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1467]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U56' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1509]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U57' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U58' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1593]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U59' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1635]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U60' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1677]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U61' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U62' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U63' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1803]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U64' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1845]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U65' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1887]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U66' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U67' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U68' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:2013]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' (22#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
	Parameter DataWidth bound to: 1147 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:64' bound to instance 'w5_V_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:77]
	Parameter DataWidth bound to: 1147 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:89]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 1147 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom' (23#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V' (24#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V.vhd:77]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core' (25#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' (26#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1159]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1173]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1187]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1201]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1215]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1229]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1243]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U80' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (27#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U81' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1275]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U82' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1293]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U83' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1311]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U84' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1329]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U85' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1341]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U86' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1353]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U87' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1365]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U88' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1377]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U89' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1389]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U90' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1401]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U91' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1413]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U92' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1425]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U93' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1437]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U94' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1449]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U95' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1461]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_26_1_1_U96' of component 'myproject_mul_mul_16s_16s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:1473]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_2' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_2' (28#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' (29#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' (30#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.vhd:71]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4.vhd:176]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4.vhd:27]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom' (31#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4' (32#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4.vhd:176]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2.vhd:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_83_18_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_83_18_1_1.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_83_18_1_1' (33#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_83_18_1_1.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2' (34#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s' (35#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s' (36#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core' (37#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' (38#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' (39#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:65]
	Parameter DataWidth bound to: 1275 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:77]
	Parameter DataWidth bound to: 1275 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]
	Parameter DWIDTH bound to: 1275 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom' (40#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V' (41#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V.vhd:77]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_16_1_1' (42#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_16_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (43#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' (44#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-638] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:103]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu.vhd:286]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu.vhd:30]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom' (45#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu' (46#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu.vhd:286]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_104_18_1_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_104_18_1_0' (47#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_104_18_1_0.vhd:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1' (48#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' (49#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:103]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' (50#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d676_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d676_A' (51#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (52#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (53#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (54#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (55#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (56#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (57#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (58#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (59#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0_shiftReg' (60#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0' (61#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO_shiftReg' (62#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO' (63#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' (64#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' (65#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0_shiftReg' (66#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0' (67#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY_shiftReg' (68#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY' (69#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' (70#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' (71#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_shiftReg' (72#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0' (73#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (74#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2083.672 ; gain = 0.000 ; free physical = 641 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2083.672 ; gain = 0.000 ; free physical = 673 ; free virtual = 3813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2089.699 ; gain = 6.027 ; free physical = 673 ; free virtual = 3812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2089.699 ; gain = 6.027 ; free physical = 399 ; free virtual = 3568
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 10    
	   2 Input   19 Bit       Adders := 13    
	   2 Input   18 Bit       Adders := 16    
	   3 Input   17 Bit       Adders := 22    
	   2 Input   17 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 32    
	   3 Input   16 Bit       Adders := 18    
	   5 Input   16 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 27    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 22    
+---XORs : 
	   2 Input      1 Bit         XORs := 105   
+---Registers : 
	             1275 Bit    Registers := 1     
	             1147 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 96    
	               16 Bit    Registers := 1031  
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 42    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 47    
	                1 Bit    Registers := 248   
+---RAMs : 
	              10K Bit	(676 X 16 bit)          RAMs := 8     
+---ROMs : 
	                    ROMs := 9     
+---Muxes : 
	   5 Input 1275 Bit        Muxes := 1     
	   5 Input 1147 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 110   
	  19 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 27    
	   2 Input   16 Bit        Muxes := 3642  
	   4 Input   16 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 44    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 32    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 47    
	   4 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 13    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 300   
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_19_reg_10510_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_9_reg_10505_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U333/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_21_reg_10530_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_10_reg_10525_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U335/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_18_reg_10500_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_8_reg_10495_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U332/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_20_reg_10520_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_s_reg_10515_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U334/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_23_reg_10550_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_12_reg_10545_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U337/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_25_reg_10570_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_14_reg_10565_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U339/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_22_reg_10540_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_11_reg_10535_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U336/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_24_reg_10560_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_13_reg_10555_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U338/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_27_reg_10590_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_16_reg_10585_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U341/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_29_reg_10610_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_18_reg_10605_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U343/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_26_reg_10580_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_15_reg_10575_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U340/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_28_reg_10600_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_17_reg_10595_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U342/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_s_reg_10630_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_20_reg_10625_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U345/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_32_reg_10650_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_22_reg_10645_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U347/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_30_reg_10620_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_19_reg_10615_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U344/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_31_reg_10640_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_21_reg_10635_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U346/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_34_reg_10670_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_24_reg_10665_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U349/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_36_reg_10690_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_26_reg_10685_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U351/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_33_reg_10660_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_23_reg_10655_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U348/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_35_reg_10680_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_25_reg_10675_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U350/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_38_reg_10710_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_28_reg_10705_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U353/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_40_reg_10730_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_30_reg_10725_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U355/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_37_reg_10700_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_27_reg_10695_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U352/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_39_reg_10720_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_29_reg_10715_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U354/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_42_reg_10750_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_32_reg_10745_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U357/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_44_reg_10770_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_34_reg_10765_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U359/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_41_reg_10740_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_31_reg_10735_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U356/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_43_reg_10760_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_33_reg_10755_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U358/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_46_reg_10790_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_36_reg_10785_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U361/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U363/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_48_reg_10810_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U363/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_38_reg_10805_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U363/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U363/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U363/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_45_reg_10780_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_35_reg_10775_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U360/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U362/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_47_reg_10800_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U362/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_37_reg_10795_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U362/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U362/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U362/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U365/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_50_reg_10830_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U365/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_40_reg_10825_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U365/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U365/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U365/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U367/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_52_reg_10850_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U367/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_42_reg_10845_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U367/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U367/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U367/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U364/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_49_reg_10820_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U364/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_39_reg_10815_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U364/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U364/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U364/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U366/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_51_reg_10840_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U366/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_41_reg_10835_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U366/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U366/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U366/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U369/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_54_reg_10870_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U369/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_44_reg_10865_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U369/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U369/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U369/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U371/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_56_reg_10890_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U371/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_46_reg_10885_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U371/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U371/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U371/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U368/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_53_reg_10860_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U368/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_43_reg_10855_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U368/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U368/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U368/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U370/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_55_reg_10880_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U370/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_45_reg_10875_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U370/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U370/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U370/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U373/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_58_reg_10910_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U373/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_48_reg_10905_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U373/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U373/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U373/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U375/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_60_reg_10930_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U375/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_50_reg_10925_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U375/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U375/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U375/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U372/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_57_reg_10900_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U372/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_47_reg_10895_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U372/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U372/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U372/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U374/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_59_reg_10920_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U374/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_49_reg_10915_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U374/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U374/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U374/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U377/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_62_reg_10950_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U377/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_52_reg_10945_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U377/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U377/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U377/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U379/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_64_reg_10970_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U379/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_54_reg_10965_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U379/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U379/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U379/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U376/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_61_reg_10940_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U376/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_51_reg_10935_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U376/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U376/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U376/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U378/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_63_reg_10960_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U378/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_53_reg_10955_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U378/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U378/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U378/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U381/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_66_reg_10990_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U381/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_56_reg_10985_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U381/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U381/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U381/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U383/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_68_reg_11010_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U383/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_58_reg_11005_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U383/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U383/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U383/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U380/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_65_reg_10980_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U380/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_55_reg_10975_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U380/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U380/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U380/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U382/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_67_reg_11000_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U382/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_57_reg_10995_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U382/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U382/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U382/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U385/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_70_reg_11030_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U385/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_60_reg_11025_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U385/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U385/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U385/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U387/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_72_reg_11050_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U387/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_62_reg_11045_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U387/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U387/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U387/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U384/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_69_reg_11020_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U384/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_59_reg_11015_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U384/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U384/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U384/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U386/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_71_reg_11040_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U386/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_61_reg_11035_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U386/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U386/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U386/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U389/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_74_reg_11070_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U389/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_64_reg_11065_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U389/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U389/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U389/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U391/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_76_reg_11090_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U391/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_66_reg_11085_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U391/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U391/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U391/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U388/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_73_reg_11060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U388/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_63_reg_11055_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U388/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U388/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U388/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U390/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_75_reg_11080_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U390/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_65_reg_11075_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U390/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U390/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U390/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U393/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_78_reg_11110_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U393/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_68_reg_11105_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U393/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U393/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U393/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U395/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_80_reg_11130_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U395/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_70_reg_11125_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U395/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U395/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U395/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U392/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_77_reg_11100_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U392/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_67_reg_11095_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U392/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U392/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U392/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U394/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_79_reg_11120_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U394/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_69_reg_11115_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U394/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U394/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U394/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U397/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_82_reg_11150_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U397/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_72_reg_11145_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U397/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U397/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U397/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U399/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_84_reg_11170_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U399/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_74_reg_11165_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U399/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U399/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U399/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U396/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_81_reg_11140_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U396/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_71_reg_11135_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U396/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U396/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U396/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U398/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_83_reg_11160_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U398/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_73_reg_11155_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U398/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U398/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U398/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U401/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_86_reg_11190_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U401/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_76_reg_11185_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U401/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U401/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U401/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_88_reg_11210_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: register phi_ln56_78_reg_11205_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U400/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_85_reg_11180_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U400/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_75_reg_11175_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U400/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U400/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U400/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U402/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_87_reg_11200_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U402/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_77_reg_11195_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U402/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U402/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U402/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_11_reg_10430_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_1_reg_10425_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U325/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_13_reg_10450_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_3_reg_10445_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U327/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register phi_ln_reg_10415_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_10420_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U324/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_12_reg_10440_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_2_reg_10435_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U326/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_15_reg_10470_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_5_reg_10465_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U329/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_17_reg_10490_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_7_reg_10485_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U331/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_14_reg_10460_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_4_reg_10455_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U328/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_16_reg_10480_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register phi_ln56_6_reg_10475_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U330/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
WARNING: [Synth 8-7129] Port reset in module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[64]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[65]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[66]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1265]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[67]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[68]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[80]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[69]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[70]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[73] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[74]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[75]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[107]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[76]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[77]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[78]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[79]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[112]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[89]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[113]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[114]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[115]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[116] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[117]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[121]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[118]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[91]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[119]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[122]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[120]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[121]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[122]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[123]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[124]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[125]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[125]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[126]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[126]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[127]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[127]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[82]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[80]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[81] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[82]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[103]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[83] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[84]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[85]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[86]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[87] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[88]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1265]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[89]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[96]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[90] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[91]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[92]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[92]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[93]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[93]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[94]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[94]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[95]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[95]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[100]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[96]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1242]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[97]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[98]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[99]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[106]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[100]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[104]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[101]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[102]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[103]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[104]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[57]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[105] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[106]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[107]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[108]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[108]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[109]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[109]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[110]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[110]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[111]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[111]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[48]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[0]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[2]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[3]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[4] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[5]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[7]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[8] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[9]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[53]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[10]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[11] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[12]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[13]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[14]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[15]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1235]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[48]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[51]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[49]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[50]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[51]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[52]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[53]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1254]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[54]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[55]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[56] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[57]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[58]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[58]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[59]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[40]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[63] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[16]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[38]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[17]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1217]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[18]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[19] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[20]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1222]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[21] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[22]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[23]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[24] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[25]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[33]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[26]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1248]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[27]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[28]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[29]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[30]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[31]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[32]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1218]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[33]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1266]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[35] )
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[36]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[37]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1265]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[38]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[43]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[39]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1267]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[40]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1234]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[41]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1274]'
INFO: [Synth 8-3886] merging instance 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[42]' (FDE) to 'w9_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1223]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1226] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1268] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1240] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1243] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1244] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1245] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1246] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1249] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1155] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1159] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1171] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1105] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1123] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1124] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1129] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1075] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1047] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[979] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[981] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[992] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[995] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[899] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[905] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[947] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[954] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[920] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[922] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[833] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[858] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[868] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[869] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[873] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[874] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[778] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[820] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[711] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[762] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[729] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[730] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[742] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[640] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[645] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[648] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[689] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[698] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[659] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[665] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[684] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[578] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[631] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[595] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[615] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[618] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[514] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[560] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[566] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[529] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[535] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[537] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[547] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w9_V_U/\dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U/q0_reg[554] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_104_reg_7117_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U91/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_105_reg_7142_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U92/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_101_reg_7042_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U88/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_103_reg_7092_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U90/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_102_reg_7067_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U89/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_99_reg_6992_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U86/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_6942_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U84/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_100_reg_7017_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U87/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_98_reg_6967_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U85/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_113_reg_7342_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U100/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_114_reg_7367_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U101/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_110_reg_7267_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U97/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_112_reg_7317_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U99/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_111_reg_7292_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U98/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_108_reg_7217_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U95/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_106_reg_7167_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U93/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_109_reg_7242_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U96/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_107_reg_7192_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U94/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_122_reg_7567_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U109/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_123_reg_7592_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U110/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_119_reg_7492_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U106/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_121_reg_7542_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U108/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_120_reg_7517_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U107/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_117_reg_7442_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U104/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_115_reg_7392_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U102/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_118_reg_7467_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U105/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_116_reg_7417_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U103/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_131_reg_7792_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U118/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_132_reg_7817_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U119/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_128_reg_7717_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U115/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_130_reg_7767_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U117/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_129_reg_7742_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U116/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_126_reg_7667_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U113/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_124_reg_7617_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U111/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_127_reg_7692_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U114/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_125_reg_7642_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U112/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_140_reg_8017_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U127/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_141_reg_8042_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U128/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_137_reg_7942_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U124/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_139_reg_7992_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U126/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_138_reg_7967_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U125/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_135_reg_7892_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U122/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_133_reg_7842_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U120/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_136_reg_7917_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U123/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_134_reg_7867_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U121/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_149_reg_8242_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U136/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_150_reg_8267_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U137/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_146_reg_8167_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U133/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_148_reg_8217_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U135/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_147_reg_8192_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U134/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_144_reg_8117_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U131/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_142_reg_8067_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U129/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_145_reg_8142_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U132/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_143_reg_8092_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U130/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U145/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_158_reg_8467_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U145/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U145/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U145/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U145/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U146/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_159_reg_8492_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U146/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U146/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U146/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U146/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_155_reg_8392_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U142/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_157_reg_8442_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U144/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_156_reg_8417_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U143/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_153_reg_8342_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U140/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_151_reg_8292_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U138/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_154_reg_8367_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U141/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_152_reg_8317_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U139/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U148/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_161_reg_8542_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U148/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U148/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U148/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U148/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U150/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_163_reg_8592_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U150/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U150/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U150/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U150/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U147/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U147/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_160_reg_8517_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U147/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U147/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U147/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U149/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_162_reg_8567_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U149/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U149/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U149/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U149/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U152/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_165_reg_8642_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U152/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U152/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U152/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U152/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U155/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_168_reg_8717_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U155/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U155/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U155/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U155/myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U153/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_166_reg_8667_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U153/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U153/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U153/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U153/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U151/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_164_reg_8617_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U151/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U151/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U151/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U151/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U154/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register tmp_167_reg_8692_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U154/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U154/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U154/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U154/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
WARNING: [Synth 8-7129] Port reset in module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_fu_457_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_457_p2 is absorbed into DSP grp_fu_457_p2.
DSP Report: Generating DSP grp_fu_456_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_456_p2 is absorbed into DSP grp_fu_456_p2.
DSP Report: Generating DSP grp_fu_458_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_458_p2 is absorbed into DSP grp_fu_458_p2.
DSP Report: Generating DSP grp_fu_491_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_491_p2 is absorbed into DSP grp_fu_491_p2.
DSP Report: Generating DSP grp_fu_492_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_492_p2 is absorbed into DSP grp_fu_492_p2.
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_fu_128/grp_fu_287_p2, operation Mode is: A*B.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_fu_128/grp_fu_287_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_fu_128/grp_fu_287_p2.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_173_reg_1531_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U3/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register trunc_ln56_reg_1491_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U1/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_172_reg_1511_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U2/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_176_reg_1591_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U6/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_174_reg_1551_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U4/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_175_reg_1571_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U5/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_179_reg_1651_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U9/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_177_reg_1611_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U7/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_178_reg_1631_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U8/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B''.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320_reg is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: register tmp_182_reg_1711_reg is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U12/myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_180_reg_1671_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U10/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt, operation Mode is: A''*B2.
DSP Report: register myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register tmp_181_reg_1691_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: register ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309_reg is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_16s_26_1_1_U11/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_cvt.
WARNING: [Synth 8-7129] Port ap_rst in module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_V_offset[4] in module reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:13 . Memory (MB): peak = 2125.641 ; gain = 41.969 ; free physical = 130 ; free virtual = 571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                  | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------+------------+---------------+----------------+
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V_rom | p_0_out    | 4x8           | LUT            | 
+-----------------------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GCB0         | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s   | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s   | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s   | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s   | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A2*B''      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A2*B''      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A2*B''      | 16     | 12     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s   | A''*B2      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:02:16 . Memory (MB): peak = 2125.641 ; gain = 41.969 ; free physical = 134 ; free virtual = 590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myproject__GCB0         | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|myproject__GCB0         | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U | mem_reg                         | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240/exp_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_1/softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240/exp_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:02:23 . Memory (MB): peak = 2133.645 ; gain = 49.973 ; free physical = 155 ; free virtual = 572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240/exp_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240/exp_table4_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:02:31 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 131 ; free virtual = 576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:02:31 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 126 ; free virtual = 576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:33 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 138 ; free virtual = 586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:33 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 135 ; free virtual = 587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 127 ; free virtual = 583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 125 ; free virtual = 581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[25] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   877|
|3     |DSP48E1  |   170|
|4     |LUT1     |    90|
|5     |LUT2     |  1260|
|6     |LUT3     |  2715|
|7     |LUT4     |  2269|
|8     |LUT5     |  2382|
|9     |LUT6     |  3929|
|10    |MUXF7    |   192|
|11    |MUXF8    |    64|
|12    |RAMB18E1 |    13|
|13    |SRL16E   |   640|
|14    |SRLC32E  |   352|
|15    |FDRE     | 12721|
|16    |FDSE     |   717|
|17    |IBUF     |    30|
|18    |OBUF     |   174|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                       |Module                                                                                    |Cells |
+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
|1     |top                                                                                            |                                                                                          | 28596|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                         |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s                       |  1298|
|3     |    line_buffer_Array_V_0_0_U                                                                  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb          |    32|
|4     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core__1  |    32|
|5     |    line_buffer_Array_V_1271_0_U                                                               |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_460      |    32|
|6     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core     |    32|
|7     |    myproject_mul_mul_16s_12s_26_1_1_U12                                                       |myproject_mul_mul_16s_12s_26_1_1                                                          |    19|
|8     |      myproject_mul_mul_16s_12s_26_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_12s_26_1_1_DSP48_1                                                  |    19|
|9     |    myproject_mul_mul_16s_16s_26_1_1_U1                                                        |myproject_mul_mul_16s_16s_26_1_1_461                                                      |     3|
|10    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_485                                              |     3|
|11    |    myproject_mul_mul_16s_16s_26_1_1_U10                                                       |myproject_mul_mul_16s_16s_26_1_1_462                                                      |    19|
|12    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_484                                              |    19|
|13    |    myproject_mul_mul_16s_16s_26_1_1_U11                                                       |myproject_mul_mul_16s_16s_26_1_1_463                                                      |    44|
|14    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_483                                              |    44|
|15    |    myproject_mul_mul_16s_16s_26_1_1_U2                                                        |myproject_mul_mul_16s_16s_26_1_1_464                                                      |    26|
|16    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_482                                              |    26|
|17    |    myproject_mul_mul_16s_16s_26_1_1_U3                                                        |myproject_mul_mul_16s_16s_26_1_1_465                                                      |     3|
|18    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_481                                              |     3|
|19    |    myproject_mul_mul_16s_16s_26_1_1_U4                                                        |myproject_mul_mul_16s_16s_26_1_1_466                                                      |     2|
|20    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_480                                              |     2|
|21    |    myproject_mul_mul_16s_16s_26_1_1_U5                                                        |myproject_mul_mul_16s_16s_26_1_1_467                                                      |    27|
|22    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_479                                              |    27|
|23    |    myproject_mul_mul_16s_16s_26_1_1_U6                                                        |myproject_mul_mul_16s_16s_26_1_1_468                                                      |     3|
|24    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_478                                              |     3|
|25    |    myproject_mul_mul_16s_16s_26_1_1_U7                                                        |myproject_mul_mul_16s_16s_26_1_1_469                                                      |     4|
|26    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_477                                              |     4|
|27    |    myproject_mul_mul_16s_16s_26_1_1_U8                                                        |myproject_mul_mul_16s_16s_26_1_1_470                                                      |    26|
|28    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_476                                              |    26|
|29    |    myproject_mul_mul_16s_16s_26_1_1_U9                                                        |myproject_mul_mul_16s_16s_26_1_1_471                                                      |     3|
|30    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_475                                              |     3|
|31    |    regslice_both_data_V_data_V_U                                                              |regslice_both_472                                                                         |    60|
|32    |      ibuf_inst                                                                                |xil_defaultlib_ibuf_473                                                                   |    36|
|33    |      obuf_inst                                                                                |xil_defaultlib_obuf_474                                                                   |    24|
|34    |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                         |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s                       |  4185|
|35    |    line_buffer_Array_V_1_0_0_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK          |    35|
|36    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__1  |    32|
|37    |    line_buffer_Array_V_1_0_1_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_306      |    42|
|38    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__2  |    32|
|39    |    line_buffer_Array_V_1_0_2_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_307      |    33|
|40    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__3  |    32|
|41    |    line_buffer_Array_V_1_0_3_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_308      |    38|
|42    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__4  |    32|
|43    |    line_buffer_Array_V_1_1_0_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_309      |    37|
|44    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__5  |    32|
|45    |    line_buffer_Array_V_1_1_1_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_310      |    42|
|46    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__6  |    32|
|47    |    line_buffer_Array_V_1_1_2_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_311      |    33|
|48    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core__7  |    32|
|49    |    line_buffer_Array_V_1_1_3_U                                                                |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_312      |    36|
|50    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK_core     |    32|
|51    |    myproject_mul_mul_16s_11s_26_1_1_U155                                                      |myproject_mul_mul_16s_11s_26_1_1_313                                                      |    17|
|52    |      myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U                                               |myproject_mul_mul_16s_11s_26_1_1_DSP48_2_459                                              |    17|
|53    |    myproject_mul_mul_16s_16s_26_1_1_U100                                                      |myproject_mul_mul_16s_16s_26_1_1_314                                                      |     1|
|54    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_458                                              |     1|
|55    |    myproject_mul_mul_16s_16s_26_1_1_U101                                                      |myproject_mul_mul_16s_16s_26_1_1_315                                                      |     2|
|56    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_457                                              |     2|
|57    |    myproject_mul_mul_16s_16s_26_1_1_U102                                                      |myproject_mul_mul_16s_16s_26_1_1_316                                                      |     4|
|58    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_456                                              |     4|
|59    |    myproject_mul_mul_16s_16s_26_1_1_U103                                                      |myproject_mul_mul_16s_16s_26_1_1_317                                                      |     3|
|60    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_455                                              |     3|
|61    |    myproject_mul_mul_16s_16s_26_1_1_U104                                                      |myproject_mul_mul_16s_16s_26_1_1_318                                                      |     5|
|62    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_454                                              |     5|
|63    |    myproject_mul_mul_16s_16s_26_1_1_U105                                                      |myproject_mul_mul_16s_16s_26_1_1_319                                                      |    28|
|64    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_453                                              |    28|
|65    |    myproject_mul_mul_16s_16s_26_1_1_U106                                                      |myproject_mul_mul_16s_16s_26_1_1_320                                                      |     3|
|66    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_452                                              |     3|
|67    |    myproject_mul_mul_16s_16s_26_1_1_U107                                                      |myproject_mul_mul_16s_16s_26_1_1_321                                                      |     3|
|68    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_451                                              |     3|
|69    |    myproject_mul_mul_16s_16s_26_1_1_U108                                                      |myproject_mul_mul_16s_16s_26_1_1_322                                                      |     3|
|70    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_450                                              |     3|
|71    |    myproject_mul_mul_16s_16s_26_1_1_U109                                                      |myproject_mul_mul_16s_16s_26_1_1_323                                                      |     1|
|72    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_449                                              |     1|
|73    |    myproject_mul_mul_16s_16s_26_1_1_U110                                                      |myproject_mul_mul_16s_16s_26_1_1_324                                                      |     3|
|74    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_448                                              |     3|
|75    |    myproject_mul_mul_16s_16s_26_1_1_U111                                                      |myproject_mul_mul_16s_16s_26_1_1_325                                                      |     5|
|76    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_447                                              |     5|
|77    |    myproject_mul_mul_16s_16s_26_1_1_U112                                                      |myproject_mul_mul_16s_16s_26_1_1_326                                                      |     2|
|78    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_446                                              |     2|
|79    |    myproject_mul_mul_16s_16s_26_1_1_U113                                                      |myproject_mul_mul_16s_16s_26_1_1_327                                                      |     4|
|80    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_445                                              |     4|
|81    |    myproject_mul_mul_16s_16s_26_1_1_U114                                                      |myproject_mul_mul_16s_16s_26_1_1_328                                                      |    27|
|82    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_444                                              |    27|
|83    |    myproject_mul_mul_16s_16s_26_1_1_U115                                                      |myproject_mul_mul_16s_16s_26_1_1_329                                                      |     2|
|84    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_443                                              |     2|
|85    |    myproject_mul_mul_16s_16s_26_1_1_U116                                                      |myproject_mul_mul_16s_16s_26_1_1_330                                                      |     2|
|86    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_442                                              |     2|
|87    |    myproject_mul_mul_16s_16s_26_1_1_U117                                                      |myproject_mul_mul_16s_16s_26_1_1_331                                                      |     2|
|88    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_441                                              |     2|
|89    |    myproject_mul_mul_16s_16s_26_1_1_U118                                                      |myproject_mul_mul_16s_16s_26_1_1_332                                                      |     1|
|90    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_440                                              |     1|
|91    |    myproject_mul_mul_16s_16s_26_1_1_U119                                                      |myproject_mul_mul_16s_16s_26_1_1_333                                                      |     2|
|92    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_439                                              |     2|
|93    |    myproject_mul_mul_16s_16s_26_1_1_U120                                                      |myproject_mul_mul_16s_16s_26_1_1_334                                                      |     3|
|94    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_438                                              |     3|
|95    |    myproject_mul_mul_16s_16s_26_1_1_U121                                                      |myproject_mul_mul_16s_16s_26_1_1_335                                                      |     2|
|96    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_437                                              |     2|
|97    |    myproject_mul_mul_16s_16s_26_1_1_U122                                                      |myproject_mul_mul_16s_16s_26_1_1_336                                                      |     4|
|98    |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_436                                              |     4|
|99    |    myproject_mul_mul_16s_16s_26_1_1_U123                                                      |myproject_mul_mul_16s_16s_26_1_1_337                                                      |    27|
|100   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_435                                              |    27|
|101   |    myproject_mul_mul_16s_16s_26_1_1_U124                                                      |myproject_mul_mul_16s_16s_26_1_1_338                                                      |     2|
|102   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_434                                              |     2|
|103   |    myproject_mul_mul_16s_16s_26_1_1_U125                                                      |myproject_mul_mul_16s_16s_26_1_1_339                                                      |     3|
|104   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_433                                              |     3|
|105   |    myproject_mul_mul_16s_16s_26_1_1_U126                                                      |myproject_mul_mul_16s_16s_26_1_1_340                                                      |     2|
|106   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_432                                              |     2|
|107   |    myproject_mul_mul_16s_16s_26_1_1_U127                                                      |myproject_mul_mul_16s_16s_26_1_1_341                                                      |     1|
|108   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_431                                              |     1|
|109   |    myproject_mul_mul_16s_16s_26_1_1_U128                                                      |myproject_mul_mul_16s_16s_26_1_1_342                                                      |     3|
|110   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_430                                              |     3|
|111   |    myproject_mul_mul_16s_16s_26_1_1_U129                                                      |myproject_mul_mul_16s_16s_26_1_1_343                                                      |     4|
|112   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_429                                              |     4|
|113   |    myproject_mul_mul_16s_16s_26_1_1_U130                                                      |myproject_mul_mul_16s_16s_26_1_1_344                                                      |     3|
|114   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_428                                              |     3|
|115   |    myproject_mul_mul_16s_16s_26_1_1_U131                                                      |myproject_mul_mul_16s_16s_26_1_1_345                                                      |     6|
|116   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_427                                              |     6|
|117   |    myproject_mul_mul_16s_16s_26_1_1_U132                                                      |myproject_mul_mul_16s_16s_26_1_1_346                                                      |    28|
|118   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_426                                              |    28|
|119   |    myproject_mul_mul_16s_16s_26_1_1_U133                                                      |myproject_mul_mul_16s_16s_26_1_1_347                                                      |     3|
|120   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_425                                              |     3|
|121   |    myproject_mul_mul_16s_16s_26_1_1_U134                                                      |myproject_mul_mul_16s_16s_26_1_1_348                                                      |     3|
|122   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_424                                              |     3|
|123   |    myproject_mul_mul_16s_16s_26_1_1_U135                                                      |myproject_mul_mul_16s_16s_26_1_1_349                                                      |     3|
|124   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_423                                              |     3|
|125   |    myproject_mul_mul_16s_16s_26_1_1_U136                                                      |myproject_mul_mul_16s_16s_26_1_1_350                                                      |     3|
|126   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_422                                              |     3|
|127   |    myproject_mul_mul_16s_16s_26_1_1_U137                                                      |myproject_mul_mul_16s_16s_26_1_1_351                                                      |     2|
|128   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_421                                              |     2|
|129   |    myproject_mul_mul_16s_16s_26_1_1_U138                                                      |myproject_mul_mul_16s_16s_26_1_1_352                                                      |     4|
|130   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_420                                              |     4|
|131   |    myproject_mul_mul_16s_16s_26_1_1_U139                                                      |myproject_mul_mul_16s_16s_26_1_1_353                                                      |     3|
|132   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_419                                              |     3|
|133   |    myproject_mul_mul_16s_16s_26_1_1_U140                                                      |myproject_mul_mul_16s_16s_26_1_1_354                                                      |     5|
|134   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_418                                              |     5|
|135   |    myproject_mul_mul_16s_16s_26_1_1_U141                                                      |myproject_mul_mul_16s_16s_26_1_1_355                                                      |    28|
|136   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_417                                              |    28|
|137   |    myproject_mul_mul_16s_16s_26_1_1_U142                                                      |myproject_mul_mul_16s_16s_26_1_1_356                                                      |     3|
|138   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_416                                              |     3|
|139   |    myproject_mul_mul_16s_16s_26_1_1_U143                                                      |myproject_mul_mul_16s_16s_26_1_1_357                                                      |     4|
|140   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_415                                              |     4|
|141   |    myproject_mul_mul_16s_16s_26_1_1_U144                                                      |myproject_mul_mul_16s_16s_26_1_1_358                                                      |     3|
|142   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_414                                              |     3|
|143   |    myproject_mul_mul_16s_16s_26_1_1_U145                                                      |myproject_mul_mul_16s_16s_26_1_1_359                                                      |     1|
|144   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_413                                              |     1|
|145   |    myproject_mul_mul_16s_16s_26_1_1_U146                                                      |myproject_mul_mul_16s_16s_26_1_1_360                                                      |     3|
|146   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_412                                              |     3|
|147   |    myproject_mul_mul_16s_16s_26_1_1_U147                                                      |myproject_mul_mul_16s_16s_26_1_1_361                                                      |    42|
|148   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_411                                              |    42|
|149   |    myproject_mul_mul_16s_16s_26_1_1_U148                                                      |myproject_mul_mul_16s_16s_26_1_1_362                                                      |    19|
|150   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_410                                              |    19|
|151   |    myproject_mul_mul_16s_16s_26_1_1_U149                                                      |myproject_mul_mul_16s_16s_26_1_1_363                                                      |    17|
|152   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_409                                              |    17|
|153   |    myproject_mul_mul_16s_16s_26_1_1_U150                                                      |myproject_mul_mul_16s_16s_26_1_1_364                                                      |    18|
|154   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_408                                              |    18|
|155   |    myproject_mul_mul_16s_16s_26_1_1_U151                                                      |myproject_mul_mul_16s_16s_26_1_1_365                                                      |    17|
|156   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_407                                              |    17|
|157   |    myproject_mul_mul_16s_16s_26_1_1_U152                                                      |myproject_mul_mul_16s_16s_26_1_1_366                                                      |    17|
|158   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_406                                              |    17|
|159   |    myproject_mul_mul_16s_16s_26_1_1_U153                                                      |myproject_mul_mul_16s_16s_26_1_1_367                                                      |    17|
|160   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_405                                              |    17|
|161   |    myproject_mul_mul_16s_16s_26_1_1_U154                                                      |myproject_mul_mul_16s_16s_26_1_1_368                                                      |    18|
|162   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_404                                              |    18|
|163   |    myproject_mul_mul_16s_16s_26_1_1_U84                                                       |myproject_mul_mul_16s_16s_26_1_1_369                                                      |     3|
|164   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_403                                              |     3|
|165   |    myproject_mul_mul_16s_16s_26_1_1_U85                                                       |myproject_mul_mul_16s_16s_26_1_1_370                                                      |     2|
|166   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_402                                              |     2|
|167   |    myproject_mul_mul_16s_16s_26_1_1_U86                                                       |myproject_mul_mul_16s_16s_26_1_1_371                                                      |     4|
|168   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_401                                              |     4|
|169   |    myproject_mul_mul_16s_16s_26_1_1_U87                                                       |myproject_mul_mul_16s_16s_26_1_1_372                                                      |    27|
|170   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_400                                              |    27|
|171   |    myproject_mul_mul_16s_16s_26_1_1_U88                                                       |myproject_mul_mul_16s_16s_26_1_1_373                                                      |     2|
|172   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_399                                              |     2|
|173   |    myproject_mul_mul_16s_16s_26_1_1_U89                                                       |myproject_mul_mul_16s_16s_26_1_1_374                                                      |     2|
|174   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_398                                              |     2|
|175   |    myproject_mul_mul_16s_16s_26_1_1_U90                                                       |myproject_mul_mul_16s_16s_26_1_1_375                                                      |     2|
|176   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_397                                              |     2|
|177   |    myproject_mul_mul_16s_16s_26_1_1_U91                                                       |myproject_mul_mul_16s_16s_26_1_1_376                                                      |     1|
|178   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_396                                              |     1|
|179   |    myproject_mul_mul_16s_16s_26_1_1_U92                                                       |myproject_mul_mul_16s_16s_26_1_1_377                                                      |     4|
|180   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_395                                              |     4|
|181   |    myproject_mul_mul_16s_16s_26_1_1_U93                                                       |myproject_mul_mul_16s_16s_26_1_1_378                                                      |     4|
|182   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_394                                              |     4|
|183   |    myproject_mul_mul_16s_16s_26_1_1_U94                                                       |myproject_mul_mul_16s_16s_26_1_1_379                                                      |     3|
|184   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_393                                              |     3|
|185   |    myproject_mul_mul_16s_16s_26_1_1_U95                                                       |myproject_mul_mul_16s_16s_26_1_1_380                                                      |     5|
|186   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_392                                              |     5|
|187   |    myproject_mul_mul_16s_16s_26_1_1_U96                                                       |myproject_mul_mul_16s_16s_26_1_1_381                                                      |    28|
|188   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_391                                              |    28|
|189   |    myproject_mul_mul_16s_16s_26_1_1_U97                                                       |myproject_mul_mul_16s_16s_26_1_1_382                                                      |     3|
|190   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_390                                              |     3|
|191   |    myproject_mul_mul_16s_16s_26_1_1_U98                                                       |myproject_mul_mul_16s_16s_26_1_1_383                                                      |     3|
|192   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_389                                              |     3|
|193   |    myproject_mul_mul_16s_16s_26_1_1_U99                                                       |myproject_mul_mul_16s_16s_26_1_1_384                                                      |     3|
|194   |      myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_388                                              |     3|
|195   |    myproject_mux_42_16_1_1_U80                                                                |myproject_mux_42_16_1_1                                                                   |    16|
|196   |    myproject_mux_42_16_1_1_U81                                                                |myproject_mux_42_16_1_1_385                                                               |    16|
|197   |    myproject_mux_42_16_1_1_U82                                                                |myproject_mux_42_16_1_1_386                                                               |    16|
|198   |    myproject_mux_42_16_1_1_U83                                                                |myproject_mux_42_16_1_1_387                                                               |    16|
|199   |    w5_V_U                                                                                     |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V                  |    57|
|200   |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom_U           |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V_rom              |    57|
|201   |  dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                             |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s                           |  5164|
|202   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_499                 |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                           |  4621|
|203   |      myproject_mul_mul_16s_11s_26_1_1_U403                                                    |myproject_mul_mul_16s_11s_26_1_1                                                          |    81|
|204   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_2_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_2                                                  |    81|
|205   |      myproject_mul_mul_16s_16s_26_1_1_U324                                                    |myproject_mul_mul_16s_16s_26_1_1                                                          |    45|
|206   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_305                                              |    45|
|207   |      myproject_mul_mul_16s_16s_26_1_1_U325                                                    |myproject_mul_mul_16s_16s_26_1_1_150                                                      |     9|
|208   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_304                                              |     9|
|209   |      myproject_mul_mul_16s_16s_26_1_1_U326                                                    |myproject_mul_mul_16s_16s_26_1_1_151                                                      |     7|
|210   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_303                                              |     7|
|211   |      myproject_mul_mul_16s_16s_26_1_1_U327                                                    |myproject_mul_mul_16s_16s_26_1_1_152                                                      |    11|
|212   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_302                                              |    11|
|213   |      myproject_mul_mul_16s_16s_26_1_1_U328                                                    |myproject_mul_mul_16s_16s_26_1_1_153                                                      |    50|
|214   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_301                                              |    50|
|215   |      myproject_mul_mul_16s_16s_26_1_1_U329                                                    |myproject_mul_mul_16s_16s_26_1_1_154                                                      |     9|
|216   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_300                                              |     9|
|217   |      myproject_mul_mul_16s_16s_26_1_1_U330                                                    |myproject_mul_mul_16s_16s_26_1_1_155                                                      |     7|
|218   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_299                                              |     7|
|219   |      myproject_mul_mul_16s_16s_26_1_1_U331                                                    |myproject_mul_mul_16s_16s_26_1_1_156                                                      |    11|
|220   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_298                                              |    11|
|221   |      myproject_mul_mul_16s_16s_26_1_1_U332                                                    |myproject_mul_mul_16s_16s_26_1_1_157                                                      |    50|
|222   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_297                                              |    50|
|223   |      myproject_mul_mul_16s_16s_26_1_1_U333                                                    |myproject_mul_mul_16s_16s_26_1_1_158                                                      |     5|
|224   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_296                                              |     5|
|225   |      myproject_mul_mul_16s_16s_26_1_1_U334                                                    |myproject_mul_mul_16s_16s_26_1_1_159                                                      |     3|
|226   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_295                                              |     3|
|227   |      myproject_mul_mul_16s_16s_26_1_1_U335                                                    |myproject_mul_mul_16s_16s_26_1_1_160                                                      |     7|
|228   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_294                                              |     7|
|229   |      myproject_mul_mul_16s_16s_26_1_1_U336                                                    |myproject_mul_mul_16s_16s_26_1_1_161                                                      |    45|
|230   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_293                                              |    45|
|231   |      myproject_mul_mul_16s_16s_26_1_1_U337                                                    |myproject_mul_mul_16s_16s_26_1_1_162                                                      |     4|
|232   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_292                                              |     4|
|233   |      myproject_mul_mul_16s_16s_26_1_1_U338                                                    |myproject_mul_mul_16s_16s_26_1_1_163                                                      |     2|
|234   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_291                                              |     2|
|235   |      myproject_mul_mul_16s_16s_26_1_1_U339                                                    |myproject_mul_mul_16s_16s_26_1_1_164                                                      |     6|
|236   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_290                                              |     6|
|237   |      myproject_mul_mul_16s_16s_26_1_1_U340                                                    |myproject_mul_mul_16s_16s_26_1_1_165                                                      |    46|
|238   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_289                                              |    46|
|239   |      myproject_mul_mul_16s_16s_26_1_1_U341                                                    |myproject_mul_mul_16s_16s_26_1_1_166                                                      |     5|
|240   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_288                                              |     5|
|241   |      myproject_mul_mul_16s_16s_26_1_1_U342                                                    |myproject_mul_mul_16s_16s_26_1_1_167                                                      |     4|
|242   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_287                                              |     4|
|243   |      myproject_mul_mul_16s_16s_26_1_1_U343                                                    |myproject_mul_mul_16s_16s_26_1_1_168                                                      |     7|
|244   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_286                                              |     7|
|245   |      myproject_mul_mul_16s_16s_26_1_1_U344                                                    |myproject_mul_mul_16s_16s_26_1_1_169                                                      |    47|
|246   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_285                                              |    47|
|247   |      myproject_mul_mul_16s_16s_26_1_1_U345                                                    |myproject_mul_mul_16s_16s_26_1_1_170                                                      |     5|
|248   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_284                                              |     5|
|249   |      myproject_mul_mul_16s_16s_26_1_1_U346                                                    |myproject_mul_mul_16s_16s_26_1_1_171                                                      |     3|
|250   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_283                                              |     3|
|251   |      myproject_mul_mul_16s_16s_26_1_1_U347                                                    |myproject_mul_mul_16s_16s_26_1_1_172                                                      |     7|
|252   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_282                                              |     7|
|253   |      myproject_mul_mul_16s_16s_26_1_1_U348                                                    |myproject_mul_mul_16s_16s_26_1_1_173                                                      |    45|
|254   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_281                                              |    45|
|255   |      myproject_mul_mul_16s_16s_26_1_1_U349                                                    |myproject_mul_mul_16s_16s_26_1_1_174                                                      |     4|
|256   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_280                                              |     4|
|257   |      myproject_mul_mul_16s_16s_26_1_1_U350                                                    |myproject_mul_mul_16s_16s_26_1_1_175                                                      |     2|
|258   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_279                                              |     2|
|259   |      myproject_mul_mul_16s_16s_26_1_1_U351                                                    |myproject_mul_mul_16s_16s_26_1_1_176                                                      |     6|
|260   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_278                                              |     6|
|261   |      myproject_mul_mul_16s_16s_26_1_1_U352                                                    |myproject_mul_mul_16s_16s_26_1_1_177                                                      |    45|
|262   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_277                                              |    45|
|263   |      myproject_mul_mul_16s_16s_26_1_1_U353                                                    |myproject_mul_mul_16s_16s_26_1_1_178                                                      |     4|
|264   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_276                                              |     4|
|265   |      myproject_mul_mul_16s_16s_26_1_1_U354                                                    |myproject_mul_mul_16s_16s_26_1_1_179                                                      |     3|
|266   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_275                                              |     3|
|267   |      myproject_mul_mul_16s_16s_26_1_1_U355                                                    |myproject_mul_mul_16s_16s_26_1_1_180                                                      |     6|
|268   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_274                                              |     6|
|269   |      myproject_mul_mul_16s_16s_26_1_1_U356                                                    |myproject_mul_mul_16s_16s_26_1_1_181                                                      |    46|
|270   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_273                                              |    46|
|271   |      myproject_mul_mul_16s_16s_26_1_1_U357                                                    |myproject_mul_mul_16s_16s_26_1_1_182                                                      |     5|
|272   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_272                                              |     5|
|273   |      myproject_mul_mul_16s_16s_26_1_1_U358                                                    |myproject_mul_mul_16s_16s_26_1_1_183                                                      |     3|
|274   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_271                                              |     3|
|275   |      myproject_mul_mul_16s_16s_26_1_1_U359                                                    |myproject_mul_mul_16s_16s_26_1_1_184                                                      |     7|
|276   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_270                                              |     7|
|277   |      myproject_mul_mul_16s_16s_26_1_1_U360                                                    |myproject_mul_mul_16s_16s_26_1_1_185                                                      |    48|
|278   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_269                                              |    48|
|279   |      myproject_mul_mul_16s_16s_26_1_1_U361                                                    |myproject_mul_mul_16s_16s_26_1_1_186                                                      |     6|
|280   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_268                                              |     6|
|281   |      myproject_mul_mul_16s_16s_26_1_1_U362                                                    |myproject_mul_mul_16s_16s_26_1_1_187                                                      |     3|
|282   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_267                                              |     3|
|283   |      myproject_mul_mul_16s_16s_26_1_1_U363                                                    |myproject_mul_mul_16s_16s_26_1_1_188                                                      |     8|
|284   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_266                                              |     8|
|285   |      myproject_mul_mul_16s_16s_26_1_1_U364                                                    |myproject_mul_mul_16s_16s_26_1_1_189                                                      |    45|
|286   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_265                                              |    45|
|287   |      myproject_mul_mul_16s_16s_26_1_1_U365                                                    |myproject_mul_mul_16s_16s_26_1_1_190                                                      |     5|
|288   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_264                                              |     5|
|289   |      myproject_mul_mul_16s_16s_26_1_1_U366                                                    |myproject_mul_mul_16s_16s_26_1_1_191                                                      |     3|
|290   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_263                                              |     3|
|291   |      myproject_mul_mul_16s_16s_26_1_1_U367                                                    |myproject_mul_mul_16s_16s_26_1_1_192                                                      |     6|
|292   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_262                                              |     6|
|293   |      myproject_mul_mul_16s_16s_26_1_1_U368                                                    |myproject_mul_mul_16s_16s_26_1_1_193                                                      |    45|
|294   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_261                                              |    45|
|295   |      myproject_mul_mul_16s_16s_26_1_1_U369                                                    |myproject_mul_mul_16s_16s_26_1_1_194                                                      |     4|
|296   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_260                                              |     4|
|297   |      myproject_mul_mul_16s_16s_26_1_1_U370                                                    |myproject_mul_mul_16s_16s_26_1_1_195                                                      |     2|
|298   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_259                                              |     2|
|299   |      myproject_mul_mul_16s_16s_26_1_1_U371                                                    |myproject_mul_mul_16s_16s_26_1_1_196                                                      |     6|
|300   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_258                                              |     6|
|301   |      myproject_mul_mul_16s_16s_26_1_1_U372                                                    |myproject_mul_mul_16s_16s_26_1_1_197                                                      |    46|
|302   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_257                                              |    46|
|303   |      myproject_mul_mul_16s_16s_26_1_1_U373                                                    |myproject_mul_mul_16s_16s_26_1_1_198                                                      |     6|
|304   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_256                                              |     6|
|305   |      myproject_mul_mul_16s_16s_26_1_1_U374                                                    |myproject_mul_mul_16s_16s_26_1_1_199                                                      |     3|
|306   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_255                                              |     3|
|307   |      myproject_mul_mul_16s_16s_26_1_1_U375                                                    |myproject_mul_mul_16s_16s_26_1_1_200                                                      |     7|
|308   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_254                                              |     7|
|309   |      myproject_mul_mul_16s_16s_26_1_1_U376                                                    |myproject_mul_mul_16s_16s_26_1_1_201                                                      |    47|
|310   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_253                                              |    47|
|311   |      myproject_mul_mul_16s_16s_26_1_1_U377                                                    |myproject_mul_mul_16s_16s_26_1_1_202                                                      |     5|
|312   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_252                                              |     5|
|313   |      myproject_mul_mul_16s_16s_26_1_1_U378                                                    |myproject_mul_mul_16s_16s_26_1_1_203                                                      |     3|
|314   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_251                                              |     3|
|315   |      myproject_mul_mul_16s_16s_26_1_1_U379                                                    |myproject_mul_mul_16s_16s_26_1_1_204                                                      |     7|
|316   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_250                                              |     7|
|317   |      myproject_mul_mul_16s_16s_26_1_1_U380                                                    |myproject_mul_mul_16s_16s_26_1_1_205                                                      |    45|
|318   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_249                                              |    45|
|319   |      myproject_mul_mul_16s_16s_26_1_1_U381                                                    |myproject_mul_mul_16s_16s_26_1_1_206                                                      |     4|
|320   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_248                                              |     4|
|321   |      myproject_mul_mul_16s_16s_26_1_1_U382                                                    |myproject_mul_mul_16s_16s_26_1_1_207                                                      |     3|
|322   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_247                                              |     3|
|323   |      myproject_mul_mul_16s_16s_26_1_1_U383                                                    |myproject_mul_mul_16s_16s_26_1_1_208                                                      |     6|
|324   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_246                                              |     6|
|325   |      myproject_mul_mul_16s_16s_26_1_1_U384                                                    |myproject_mul_mul_16s_16s_26_1_1_209                                                      |    46|
|326   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_245                                              |    46|
|327   |      myproject_mul_mul_16s_16s_26_1_1_U385                                                    |myproject_mul_mul_16s_16s_26_1_1_210                                                      |     4|
|328   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_244                                              |     4|
|329   |      myproject_mul_mul_16s_16s_26_1_1_U386                                                    |myproject_mul_mul_16s_16s_26_1_1_211                                                      |     2|
|330   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_243                                              |     2|
|331   |      myproject_mul_mul_16s_16s_26_1_1_U387                                                    |myproject_mul_mul_16s_16s_26_1_1_212                                                      |     6|
|332   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_242                                              |     6|
|333   |      myproject_mul_mul_16s_16s_26_1_1_U388                                                    |myproject_mul_mul_16s_16s_26_1_1_213                                                      |    46|
|334   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_241                                              |    46|
|335   |      myproject_mul_mul_16s_16s_26_1_1_U389                                                    |myproject_mul_mul_16s_16s_26_1_1_214                                                      |     5|
|336   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_240                                              |     5|
|337   |      myproject_mul_mul_16s_16s_26_1_1_U390                                                    |myproject_mul_mul_16s_16s_26_1_1_215                                                      |     3|
|338   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_239                                              |     3|
|339   |      myproject_mul_mul_16s_16s_26_1_1_U391                                                    |myproject_mul_mul_16s_16s_26_1_1_216                                                      |     7|
|340   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_238                                              |     7|
|341   |      myproject_mul_mul_16s_16s_26_1_1_U392                                                    |myproject_mul_mul_16s_16s_26_1_1_217                                                      |    47|
|342   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_237                                              |    47|
|343   |      myproject_mul_mul_16s_16s_26_1_1_U393                                                    |myproject_mul_mul_16s_16s_26_1_1_218                                                      |     5|
|344   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_236                                              |     5|
|345   |      myproject_mul_mul_16s_16s_26_1_1_U394                                                    |myproject_mul_mul_16s_16s_26_1_1_219                                                      |     3|
|346   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_235                                              |     3|
|347   |      myproject_mul_mul_16s_16s_26_1_1_U395                                                    |myproject_mul_mul_16s_16s_26_1_1_220                                                      |     8|
|348   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_234                                              |     8|
|349   |      myproject_mul_mul_16s_16s_26_1_1_U396                                                    |myproject_mul_mul_16s_16s_26_1_1_221                                                      |   120|
|350   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_233                                              |   120|
|351   |      myproject_mul_mul_16s_16s_26_1_1_U397                                                    |myproject_mul_mul_16s_16s_26_1_1_222                                                      |    79|
|352   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_232                                              |    79|
|353   |      myproject_mul_mul_16s_16s_26_1_1_U398                                                    |myproject_mul_mul_16s_16s_26_1_1_223                                                      |    78|
|354   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_231                                              |    78|
|355   |      myproject_mul_mul_16s_16s_26_1_1_U399                                                    |myproject_mul_mul_16s_16s_26_1_1_224                                                      |    81|
|356   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_230                                              |    81|
|357   |      myproject_mul_mul_16s_16s_26_1_1_U400                                                    |myproject_mul_mul_16s_16s_26_1_1_225                                                      |   121|
|358   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_229                                              |   121|
|359   |      myproject_mul_mul_16s_16s_26_1_1_U401                                                    |myproject_mul_mul_16s_16s_26_1_1_226                                                      |    79|
|360   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0_228                                              |    79|
|361   |      myproject_mul_mul_16s_16s_26_1_1_U402                                                    |myproject_mul_mul_16s_16s_26_1_1_227                                                      |    77|
|362   |        myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_16s_26_1_1_DSP48_0                                                  |    77|
|363   |      w9_V_U                                                                                   |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V                      |    40|
|364   |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U             |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom                  |    40|
|365   |  layer2_out_V_data_0_V_U                                                                      |fifo_w16_d676_A                                                                           |   141|
|366   |  layer2_out_V_data_1_V_U                                                                      |fifo_w16_d676_A_0                                                                         |   141|
|367   |  layer2_out_V_data_2_V_U                                                                      |fifo_w16_d676_A_1                                                                         |   141|
|368   |  layer2_out_V_data_3_V_U                                                                      |fifo_w16_d676_A_2                                                                         |   141|
|369   |  layer3_out_V_data_0_V_U                                                                      |fifo_w16_d676_A_3                                                                         |   139|
|370   |  layer3_out_V_data_1_V_U                                                                      |fifo_w16_d676_A_4                                                                         |   143|
|371   |  layer3_out_V_data_2_V_U                                                                      |fifo_w16_d676_A_5                                                                         |   143|
|372   |  layer3_out_V_data_3_V_U                                                                      |fifo_w16_d676_A_6                                                                         |   143|
|373   |  layer4_out_V_data_0_V_U                                                                      |fifo_w16_d36_A                                                                            |    81|
|374   |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_149                                                               |    54|
|375   |  layer4_out_V_data_1_V_U                                                                      |fifo_w16_d36_A_7                                                                          |    81|
|376   |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_148                                                               |    54|
|377   |  layer4_out_V_data_2_V_U                                                                      |fifo_w16_d36_A_8                                                                          |    82|
|378   |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg_147                                                               |    54|
|379   |  layer4_out_V_data_3_V_U                                                                      |fifo_w16_d36_A_9                                                                          |    81|
|380   |    U_fifo_w16_d36_A_shiftReg                                                                  |fifo_w16_d36_A_shiftReg                                                                   |    54|
|381   |  layer5_out_V_data_0_V_U                                                                      |fifo_w16_d16_A                                                                            |    38|
|382   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_146                                                               |    21|
|383   |  layer5_out_V_data_1_V_U                                                                      |fifo_w16_d16_A_10                                                                         |    38|
|384   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_145                                                               |    21|
|385   |  layer5_out_V_data_2_V_U                                                                      |fifo_w16_d16_A_11                                                                         |    39|
|386   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_144                                                               |    21|
|387   |  layer5_out_V_data_3_V_U                                                                      |fifo_w16_d16_A_12                                                                         |    38|
|388   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_143                                                               |    21|
|389   |  layer5_out_V_data_4_V_U                                                                      |fifo_w16_d16_A_13                                                                         |    38|
|390   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_142                                                               |    21|
|391   |  layer5_out_V_data_5_V_U                                                                      |fifo_w16_d16_A_14                                                                         |    38|
|392   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_141                                                               |    21|
|393   |  layer5_out_V_data_6_V_U                                                                      |fifo_w16_d16_A_15                                                                         |    39|
|394   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_140                                                               |    21|
|395   |  layer5_out_V_data_7_V_U                                                                      |fifo_w16_d16_A_16                                                                         |    38|
|396   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_139                                                               |    21|
|397   |  layer6_out_V_data_0_V_U                                                                      |fifo_w16_d16_A_17                                                                         |    36|
|398   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_138                                                               |    20|
|399   |  layer6_out_V_data_1_V_U                                                                      |fifo_w16_d16_A_18                                                                         |    37|
|400   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_137                                                               |    20|
|401   |  layer6_out_V_data_2_V_U                                                                      |fifo_w16_d16_A_19                                                                         |    37|
|402   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_136                                                               |    20|
|403   |  layer6_out_V_data_3_V_U                                                                      |fifo_w16_d16_A_20                                                                         |    36|
|404   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_135                                                               |    20|
|405   |  layer6_out_V_data_4_V_U                                                                      |fifo_w16_d16_A_21                                                                         |    36|
|406   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_134                                                               |    20|
|407   |  layer6_out_V_data_5_V_U                                                                      |fifo_w16_d16_A_22                                                                         |    36|
|408   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_133                                                               |    20|
|409   |  layer6_out_V_data_6_V_U                                                                      |fifo_w16_d16_A_23                                                                         |    37|
|410   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg_132                                                               |    20|
|411   |  layer6_out_V_data_7_V_U                                                                      |fifo_w16_d16_A_24                                                                         |    37|
|412   |    U_fifo_w16_d16_A_shiftReg                                                                  |fifo_w16_d16_A_shiftReg                                                                   |    20|
|413   |  layer7_out_V_data_0_V_U                                                                      |fifo_w16_d4_A                                                                             |    31|
|414   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_131                                                                |    19|
|415   |  layer7_out_V_data_1_V_U                                                                      |fifo_w16_d4_A_25                                                                          |    32|
|416   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_130                                                                |    19|
|417   |  layer7_out_V_data_2_V_U                                                                      |fifo_w16_d4_A_26                                                                          |    32|
|418   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_129                                                                |    19|
|419   |  layer7_out_V_data_3_V_U                                                                      |fifo_w16_d4_A_27                                                                          |    31|
|420   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_128                                                                |    19|
|421   |  layer7_out_V_data_4_V_U                                                                      |fifo_w16_d4_A_28                                                                          |    32|
|422   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_127                                                                |    19|
|423   |  layer7_out_V_data_5_V_U                                                                      |fifo_w16_d4_A_29                                                                          |    32|
|424   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_126                                                                |    19|
|425   |  layer7_out_V_data_6_V_U                                                                      |fifo_w16_d4_A_30                                                                          |    31|
|426   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg_125                                                                |    19|
|427   |  layer7_out_V_data_7_V_U                                                                      |fifo_w16_d4_A_31                                                                          |    32|
|428   |    U_fifo_w16_d4_A_shiftReg                                                                   |fifo_w16_d4_A_shiftReg                                                                    |    19|
|429   |  layer9_out_V_data_0_V_U                                                                      |fifo_w16_d1_A                                                                             |    26|
|430   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_124                                                                |    18|
|431   |  layer9_out_V_data_1_V_U                                                                      |fifo_w16_d1_A_32                                                                          |    25|
|432   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_123                                                                |    17|
|433   |  layer9_out_V_data_2_V_U                                                                      |fifo_w16_d1_A_33                                                                          |    26|
|434   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_122                                                                |    17|
|435   |  layer9_out_V_data_3_V_U                                                                      |fifo_w16_d1_A_34                                                                          |    25|
|436   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_121                                                                |    17|
|437   |  layer9_out_V_data_4_V_U                                                                      |fifo_w16_d1_A_35                                                                          |    25|
|438   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_120                                                                |    17|
|439   |  layer9_out_V_data_5_V_U                                                                      |fifo_w16_d1_A_36                                                                          |    25|
|440   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_119                                                                |    17|
|441   |  layer9_out_V_data_6_V_U                                                                      |fifo_w16_d1_A_37                                                                          |    25|
|442   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_118                                                                |    17|
|443   |  layer9_out_V_data_7_V_U                                                                      |fifo_w16_d1_A_38                                                                          |    26|
|444   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_117                                                                |    18|
|445   |  layer9_out_V_data_8_V_U                                                                      |fifo_w16_d1_A_39                                                                          |    25|
|446   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg_116                                                                |    17|
|447   |  layer9_out_V_data_9_V_U                                                                      |fifo_w16_d1_A_40                                                                          |    26|
|448   |    U_fifo_w16_d1_A_shiftReg                                                                   |fifo_w16_d1_A_shiftReg                                                                    |    17|
|449   |  pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0                       |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s                     |  7455|
|450   |    line_buffer_Array_V_2_0_0_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg          |    32|
|451   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__1  |    32|
|452   |    line_buffer_Array_V_2_0_1_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_78       |    32|
|453   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__4  |    32|
|454   |    line_buffer_Array_V_2_0_2_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_79       |    32|
|455   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__7  |    32|
|456   |    line_buffer_Array_V_2_0_3_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_80       |    32|
|457   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__10 |    32|
|458   |    line_buffer_Array_V_2_1_0_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_81       |    32|
|459   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__2  |    32|
|460   |    line_buffer_Array_V_2_1_1_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_82       |    32|
|461   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__5  |    32|
|462   |    line_buffer_Array_V_2_1_2_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_83       |    32|
|463   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__8  |    32|
|464   |    line_buffer_Array_V_2_1_3_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_84       |    32|
|465   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__11 |    32|
|466   |    line_buffer_Array_V_2_2_0_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_85       |    32|
|467   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__3  |    32|
|468   |    line_buffer_Array_V_2_2_1_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_86       |    32|
|469   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__6  |    32|
|470   |    line_buffer_Array_V_2_2_2_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_87       |    32|
|471   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core__9  |    32|
|472   |    line_buffer_Array_V_2_2_3_U                                                                |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_88       |    36|
|473   |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg_core     |    32|
|474   |    myproject_mux_164_16_1_1_U41                                                               |myproject_mux_164_16_1_1                                                                  |    16|
|475   |    myproject_mux_164_16_1_1_U42                                                               |myproject_mux_164_16_1_1_89                                                               |    16|
|476   |    myproject_mux_164_16_1_1_U43                                                               |myproject_mux_164_16_1_1_90                                                               |    16|
|477   |    myproject_mux_164_16_1_1_U44                                                               |myproject_mux_164_16_1_1_91                                                               |    16|
|478   |    myproject_mux_164_16_1_1_U45                                                               |myproject_mux_164_16_1_1_92                                                               |    16|
|479   |    myproject_mux_164_16_1_1_U46                                                               |myproject_mux_164_16_1_1_93                                                               |    16|
|480   |    myproject_mux_164_16_1_1_U47                                                               |myproject_mux_164_16_1_1_94                                                               |    16|
|481   |    myproject_mux_164_16_1_1_U48                                                               |myproject_mux_164_16_1_1_95                                                               |    16|
|482   |    myproject_mux_164_16_1_1_U49                                                               |myproject_mux_164_16_1_1_96                                                               |    16|
|483   |    myproject_mux_164_16_1_1_U50                                                               |myproject_mux_164_16_1_1_97                                                               |    16|
|484   |    myproject_mux_164_16_1_1_U51                                                               |myproject_mux_164_16_1_1_98                                                               |    16|
|485   |    myproject_mux_164_16_1_1_U52                                                               |myproject_mux_164_16_1_1_99                                                               |    16|
|486   |    myproject_mux_164_16_1_1_U53                                                               |myproject_mux_164_16_1_1_100                                                              |    16|
|487   |    myproject_mux_164_16_1_1_U54                                                               |myproject_mux_164_16_1_1_101                                                              |    16|
|488   |    myproject_mux_164_16_1_1_U55                                                               |myproject_mux_164_16_1_1_102                                                              |    16|
|489   |    myproject_mux_164_16_1_1_U56                                                               |myproject_mux_164_16_1_1_103                                                              |    16|
|490   |    myproject_mux_164_16_1_1_U57                                                               |myproject_mux_164_16_1_1_104                                                              |    96|
|491   |    myproject_mux_164_16_1_1_U58                                                               |myproject_mux_164_16_1_1_105                                                              |    96|
|492   |    myproject_mux_164_16_1_1_U59                                                               |myproject_mux_164_16_1_1_106                                                              |    96|
|493   |    myproject_mux_164_16_1_1_U60                                                               |myproject_mux_164_16_1_1_107                                                              |    96|
|494   |    myproject_mux_164_16_1_1_U61                                                               |myproject_mux_164_16_1_1_108                                                              |    96|
|495   |    myproject_mux_164_16_1_1_U62                                                               |myproject_mux_164_16_1_1_109                                                              |    96|
|496   |    myproject_mux_164_16_1_1_U63                                                               |myproject_mux_164_16_1_1_110                                                              |    96|
|497   |    myproject_mux_164_16_1_1_U64                                                               |myproject_mux_164_16_1_1_111                                                              |    96|
|498   |    myproject_mux_164_16_1_1_U65                                                               |myproject_mux_164_16_1_1_112                                                              |   112|
|499   |    myproject_mux_164_16_1_1_U66                                                               |myproject_mux_164_16_1_1_113                                                              |   112|
|500   |    myproject_mux_164_16_1_1_U67                                                               |myproject_mux_164_16_1_1_114                                                              |   112|
|501   |    myproject_mux_164_16_1_1_U68                                                               |myproject_mux_164_16_1_1_115                                                              |   112|
|502   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0                       |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s                     |  2139|
|503   |    line_buffer_Array_V_3_0_0_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec          |    16|
|504   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__1  |    16|
|505   |    line_buffer_Array_V_3_0_1_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_71       |    16|
|506   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__2  |    16|
|507   |    line_buffer_Array_V_3_0_2_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_72       |    16|
|508   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__3  |    16|
|509   |    line_buffer_Array_V_3_0_3_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_73       |    16|
|510   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__4  |    16|
|511   |    line_buffer_Array_V_3_0_4_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_74       |    16|
|512   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__5  |    16|
|513   |    line_buffer_Array_V_3_0_5_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_75       |    16|
|514   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__6  |    16|
|515   |    line_buffer_Array_V_3_0_6_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_76       |    16|
|516   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core__7  |    16|
|517   |    line_buffer_Array_V_3_0_7_U                                                                |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_77       |    20|
|518   |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core_U  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec_core     |    16|
|519   |  softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0                              |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s                            |  2851|
|520   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_fu_184           |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s                     |  2231|
|521   |      exp_table1_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu          |    46|
|522   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu_rom      |    46|
|523   |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526                     |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1                                 |   176|
|524   |      invert_table2_U                                                                          |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_69       |    35|
|525   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom_70   |    35|
|526   |    regslice_both_res_V_data_0_V_U                                                             |regslice_both                                                                             |    64|
|527   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_67                                                                    |    39|
|528   |      obuf_inst                                                                                |xil_defaultlib_obuf_68                                                                    |    20|
|529   |    regslice_both_res_V_data_1_V_U                                                             |regslice_both_42                                                                          |    60|
|530   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_65                                                                    |    35|
|531   |      obuf_inst                                                                                |xil_defaultlib_obuf_66                                                                    |    21|
|532   |    regslice_both_res_V_data_2_V_U                                                             |regslice_both_43                                                                          |    60|
|533   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_63                                                                    |    35|
|534   |      obuf_inst                                                                                |xil_defaultlib_obuf_64                                                                    |    20|
|535   |    regslice_both_res_V_data_3_V_U                                                             |regslice_both_44                                                                          |    59|
|536   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_61                                                                    |    35|
|537   |      obuf_inst                                                                                |xil_defaultlib_obuf_62                                                                    |    20|
|538   |    regslice_both_res_V_data_4_V_U                                                             |regslice_both_45                                                                          |    59|
|539   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_59                                                                    |    34|
|540   |      obuf_inst                                                                                |xil_defaultlib_obuf_60                                                                    |    20|
|541   |    regslice_both_res_V_data_5_V_U                                                             |regslice_both_46                                                                          |    58|
|542   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_57                                                                    |    34|
|543   |      obuf_inst                                                                                |xil_defaultlib_obuf_58                                                                    |    20|
|544   |    regslice_both_res_V_data_6_V_U                                                             |regslice_both_47                                                                          |    59|
|545   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_55                                                                    |    34|
|546   |      obuf_inst                                                                                |xil_defaultlib_obuf_56                                                                    |    20|
|547   |    regslice_both_res_V_data_7_V_U                                                             |regslice_both_48                                                                          |    58|
|548   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_53                                                                    |    34|
|549   |      obuf_inst                                                                                |xil_defaultlib_obuf_54                                                                    |    20|
|550   |    regslice_both_res_V_data_8_V_U                                                             |regslice_both_49                                                                          |    62|
|551   |      ibuf_inst                                                                                |xil_defaultlib_ibuf_51                                                                    |    35|
|552   |      obuf_inst                                                                                |xil_defaultlib_obuf_52                                                                    |    20|
|553   |    regslice_both_res_V_data_9_V_U                                                             |regslice_both_50                                                                          |    58|
|554   |      ibuf_inst                                                                                |xil_defaultlib_ibuf                                                                       |    34|
|555   |      obuf_inst                                                                                |xil_defaultlib_obuf                                                                       |    20|
|556   |  softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0                                |softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s                              |   850|
|557   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_fu_128             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s                       |   845|
|558   |      invert_table10_U                                                                         |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe          |    20|
|559   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom_U |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe_rom      |    20|
|560   |  softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0                                |softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s                              |  1810|
|561   |    grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_fu_240             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s                       |  1804|
|562   |      exp_table4_U                                                                             |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4            |    27|
|563   |        softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom_U   |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4_rom        |    27|
|564   |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536                     |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2                                 |   156|
|565   |      grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550                     |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_41                              |   153|
|566   |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U             |start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0            |    10|
|567   |  start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U                 |start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                |    12|
|568   |  start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO_U           |start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4JfO          |    11|
|569   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY_U           |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7KfY          |    10|
|570   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_U                  |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0                 |    11|
|571   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0_U                    |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_U0                   |    13|
|572   |  start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0_U                    |start_for_softmax_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_U0                   |    10|
+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:02:34 . Memory (MB): peak = 2140.863 ; gain = 57.191 ; free physical = 127 ; free virtual = 584
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:02:39 . Memory (MB): peak = 2144.773 ; gain = 61.102 ; free physical = 3104 ; free virtual = 3651
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:02:39 . Memory (MB): peak = 2144.773 ; gain = 61.102 ; free physical = 3104 ; free virtual = 3655
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2144.773 ; gain = 0.000 ; free physical = 3059 ; free virtual = 3626
INFO: [Netlist 29-17] Analyzing 1316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2224.652 ; gain = 0.000 ; free physical = 2923 ; free virtual = 3546
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
511 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2224.652 ; gain = 140.980 ; free physical = 3071 ; free virtual = 3695
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 13:28:29 2023...
