
#################################################################################################################
#
# VCTCXO and reference clock
#
#################################################################################################################
set_property  -dict {PACKAGE_PIN  T9    IOSTANDARD LVCMOS33} [get_ports CLK_40M_DAC_nSYNC]  ;
set_property  -dict {PACKAGE_PIN  V5    IOSTANDARD LVCMOS33} [get_ports CLK_40M_DAC_SCLK]   ;
set_property  -dict {PACKAGE_PIN  U10   IOSTANDARD LVCMOS33} [get_ports CLK_40M_DAC_DIN]    ;
set_property  -dict {PACKAGE_PIN  Y7    IOSTANDARD LVCMOS33} [get_ports PPS_IN]             ;
set_property  -dict {PACKAGE_PIN  L16   IOSTANDARD LVCMOS18} [get_ports CLK_40MHz_FPGA]     ;
set_property  -dict {PACKAGE_PIN  J18   IOSTANDARD LVCMOS18} [get_ports CLKIN_10MHz]       ;


#################################################################################################################
#
# RF switch and PA
#
#################################################################################################################
set_property  -dict {PACKAGE_PIN  W6    IOSTANDARD LVCMOS33} [get_ports FE_TXRX2_SEL2 ]     ;
set_property  -dict {PACKAGE_PIN  V6    IOSTANDARD LVCMOS33} [get_ports FE_TXRX2_SEL1 ]     ;
set_property  -dict {PACKAGE_PIN  V10   IOSTANDARD LVCMOS33} [get_ports FE_TXRX1_SEL2 ]     ;
set_property  -dict {PACKAGE_PIN  V11   IOSTANDARD LVCMOS33} [get_ports FE_TXRX1_SEL1 ]     ;
set_property  -dict {PACKAGE_PIN  Y13   IOSTANDARD LVCMOS33} [get_ports FE_RX2_SEL2 ]       ;
set_property  -dict {PACKAGE_PIN  Y12   IOSTANDARD LVCMOS33} [get_ports FE_RX2_SEL1 ]       ;
set_property  -dict {PACKAGE_PIN  U5    IOSTANDARD LVCMOS33} [get_ports FE_RX1_SEL2 ]       ;
set_property  -dict {PACKAGE_PIN  T5    IOSTANDARD LVCMOS33} [get_ports FE_RX1_SEL1 ]       ;
set_property  -dict {PACKAGE_PIN  W11   IOSTANDARD LVCMOS33} [get_ports tx_amp_en1]         ;
set_property  -dict {PACKAGE_PIN  Y11   IOSTANDARD LVCMOS33} [get_ports tx_amp_en2]         ;

#################################################################################################################
#
#GPS MISC
#
#################################################################################################################
set_property  -dict {PACKAGE_PIN W8	   IOSTANDARD LVCMOS33}     [get_ports GPS_RSTN]        ; 
set_property  -dict {PACKAGE_PIN W9	   IOSTANDARD LVCMOS33}     [get_ports GPS_PWEN]        ; 
set_property  -dict {PACKAGE_PIN U9	   IOSTANDARD LVCMOS33}     [get_ports GPS_PPS]         ; 
set_property  -dict {PACKAGE_PIN W10   IOSTANDARD LVCMOS33}     [get_ports GPS_EXT1]        ; 
set_property  -dict {PACKAGE_PIN U8	   IOSTANDARD LVCMOS33}     [get_ports GPS_EXT0]        ; 


#################################################################################################################
#
# ethernet
#
#################################################################################################################
set_property  -dict {PACKAGE_PIN  C20   IOSTANDARD  LVCMOS18} [get_ports  RGMII_td[3]]          ;
set_property  -dict {PACKAGE_PIN  D19   IOSTANDARD  LVCMOS18} [get_ports  RGMII_td[2]]          ;
set_property  -dict {PACKAGE_PIN  D20   IOSTANDARD  LVCMOS18} [get_ports  RGMII_td[1]]          ;
set_property  -dict {PACKAGE_PIN  F19   IOSTANDARD  LVCMOS18} [get_ports  RGMII_td[0]]          ;
set_property  -dict {PACKAGE_PIN  E18   IOSTANDARD  LVCMOS18} [get_ports  RGMII_rd[3]]          ;
set_property  -dict {PACKAGE_PIN  E19   IOSTANDARD  LVCMOS18} [get_ports  RGMII_rd[2]]          ;
set_property  -dict {PACKAGE_PIN  E17   IOSTANDARD  LVCMOS18} [get_ports  RGMII_rd[1]]          ;
set_property  -dict {PACKAGE_PIN  F16   IOSTANDARD  LVCMOS18} [get_ports  RGMII_rd[0]]          ;

set_property  -dict {PACKAGE_PIN  F20   IOSTANDARD  LVCMOS18} [get_ports  RGMII_tx_ctl]         ;
set_property  -dict {PACKAGE_PIN  D18   IOSTANDARD  LVCMOS18} [get_ports  RGMII_txc]            ;
set_property  -dict {PACKAGE_PIN  G17   IOSTANDARD  LVCMOS18} [get_ports  RGMII_rx_ctl]         ;
set_property  -dict {PACKAGE_PIN  H16   IOSTANDARD  LVCMOS18} [get_ports  RGMII_rxc]            ;
set_property  -dict {PACKAGE_PIN  B19   IOSTANDARD  LVCMOS18} [get_ports  eth_rst_n]            ;
set_property  -dict {PACKAGE_PIN  A20   IOSTANDARD  LVCMOS18} [get_ports  MDIO_PHY_mdio_io]     ;
set_property  -dict {PACKAGE_PIN  B20   IOSTANDARD  LVCMOS18} [get_ports  MDIO_PHY_mdc]         ;



create_clock -period  8.000          [get_ports RGMII_rxc] 

#################################################################################################################
#
# AD9361
#
#################################################################################################################
set_property  -dict {PACKAGE_PIN   V13    IOSTANDARD LVCMOS25} [get_ports gpio_status[7]]                    ; 
set_property  -dict {PACKAGE_PIN   U13    IOSTANDARD LVCMOS25} [get_ports gpio_status[6]]                    ; 
set_property  -dict {PACKAGE_PIN   T20    IOSTANDARD LVCMOS25} [get_ports gpio_status[5]]                    ; 
set_property  -dict {PACKAGE_PIN   T19    IOSTANDARD LVCMOS25} [get_ports gpio_status[4]]                    ; 
set_property  -dict {PACKAGE_PIN   T17    IOSTANDARD LVCMOS25} [get_ports gpio_status[3]]                    ; 
set_property  -dict {PACKAGE_PIN   T15    IOSTANDARD LVCMOS25} [get_ports gpio_status[2]]                    ; 
set_property  -dict {PACKAGE_PIN   T14    IOSTANDARD LVCMOS25} [get_ports gpio_status[1]]                    ; 
set_property  -dict {PACKAGE_PIN   T11    IOSTANDARD LVCMOS25} [get_ports gpio_status[0]]                    ; 
set_property  -dict {PACKAGE_PIN   M20    IOSTANDARD LVCMOS18} [get_ports gpio_ctl[3]]                       ; 
set_property  -dict {PACKAGE_PIN   M19    IOSTANDARD LVCMOS18} [get_ports gpio_ctl[2]]                       ; 
set_property  -dict {PACKAGE_PIN   F17    IOSTANDARD LVCMOS18} [get_ports gpio_ctl[1]]                       ; 
set_property  -dict {PACKAGE_PIN   T10    IOSTANDARD LVCMOS25} [get_ports gpio_ctl[0]]                       ; 
set_property  -dict {PACKAGE_PIN   P16    IOSTANDARD LVCMOS25} [get_ports gpio_en_agc]                       ; 
set_property  -dict {PACKAGE_PIN   U20    IOSTANDARD LVCMOS25} [get_ports gpio_sync]                         ; 
set_property  -dict {PACKAGE_PIN   N17    IOSTANDARD LVCMOS25} [get_ports gpio_resetb]                       ; 
set_property  -dict {PACKAGE_PIN   R18    IOSTANDARD LVCMOS25} [get_ports enable]                            ; 
set_property  -dict {PACKAGE_PIN   P14    IOSTANDARD LVCMOS25} [get_ports txnrx]                             ; 

set_property  -dict {PACKAGE_PIN   P18    IOSTANDARD LVCMOS25  PULLTYPE PULLUP} [get_ports spi_csn]          ; 
set_property  -dict {PACKAGE_PIN   R14    IOSTANDARD LVCMOS25} [get_ports spi_clk]                           ; 
set_property  -dict {PACKAGE_PIN   P15    IOSTANDARD LVCMOS25} [get_ports spi_mosi]                          ; 
set_property  -dict {PACKAGE_PIN   R19    IOSTANDARD LVCMOS25} [get_ports spi_miso]                          ; 


set_property  -dict {PACKAGE_PIN N18   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_clk_in_p]       ; 
set_property  -dict {PACKAGE_PIN P19   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_clk_in_n]       ; 
set_property  -dict {PACKAGE_PIN N20   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_frame_in_p]     ; 
set_property  -dict {PACKAGE_PIN P20   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_frame_in_n]     ; 
set_property  -dict {PACKAGE_PIN W18   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_p[5]]   ; 
set_property  -dict {PACKAGE_PIN W19   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_n[5]]   ; 
set_property  -dict {PACKAGE_PIN Y18   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_p[4]]   ; 
set_property  -dict {PACKAGE_PIN Y19   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_n[4]]   ; 
set_property  -dict {PACKAGE_PIN V20   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_p[3]]   ; 
set_property  -dict {PACKAGE_PIN W20   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_n[3]]   ; 
set_property  -dict {PACKAGE_PIN V17   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_p[2]]   ; 
set_property  -dict {PACKAGE_PIN V18   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_n[2]]   ; 
set_property  -dict {PACKAGE_PIN T16   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_p[1]]   ; 
set_property  -dict {PACKAGE_PIN U17   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_n[1]]   ; 
set_property  -dict {PACKAGE_PIN V15   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_p[0]]   ; 
set_property  -dict {PACKAGE_PIN W15   IOSTANDARD LVDS_25      DIFF_TERM TRUE} [get_ports rx_data_in_n[0]]   ; 
set_property  -dict {PACKAGE_PIN Y16   IOSTANDARD LVDS_25}     [get_ports tx_clk_out_p]                      ; 
set_property  -dict {PACKAGE_PIN Y17   IOSTANDARD LVDS_25}     [get_ports tx_clk_out_n]                      ; 
set_property  -dict {PACKAGE_PIN W14   IOSTANDARD LVDS_25}     [get_ports tx_frame_out_p]                    ; 
set_property  -dict {PACKAGE_PIN Y14   IOSTANDARD LVDS_25}     [get_ports tx_frame_out_n]                    ; 
set_property  -dict {PACKAGE_PIN U14   IOSTANDARD LVDS_25}     [get_ports tx_data_out_p[5]]                  ; 
set_property  -dict {PACKAGE_PIN U15   IOSTANDARD LVDS_25}     [get_ports tx_data_out_n[5]]                  ; 
set_property  -dict {PACKAGE_PIN R16   IOSTANDARD LVDS_25}     [get_ports tx_data_out_p[4]]                  ; 
set_property  -dict {PACKAGE_PIN R17   IOSTANDARD LVDS_25}     [get_ports tx_data_out_n[4]]                  ; 
set_property  -dict {PACKAGE_PIN V16   IOSTANDARD LVDS_25}     [get_ports tx_data_out_p[3]]                  ; 
set_property  -dict {PACKAGE_PIN W16   IOSTANDARD LVDS_25}     [get_ports tx_data_out_n[3]]                  ; 
set_property  -dict {PACKAGE_PIN V12   IOSTANDARD LVDS_25}     [get_ports tx_data_out_p[2]]                  ; 
set_property  -dict {PACKAGE_PIN W13   IOSTANDARD LVDS_25}     [get_ports tx_data_out_n[2]]                  ; 
set_property  -dict {PACKAGE_PIN U18   IOSTANDARD LVDS_25}     [get_ports tx_data_out_p[1]]                  ; 
set_property  -dict {PACKAGE_PIN U19   IOSTANDARD LVDS_25}     [get_ports tx_data_out_n[1]]                  ; 
set_property  -dict {PACKAGE_PIN T12   IOSTANDARD LVDS_25}     [get_ports tx_data_out_p[0]]                  ; 
set_property  -dict {PACKAGE_PIN U12   IOSTANDARD LVDS_25}     [get_ports tx_data_out_n[0]]                  ; 

# clocks

create_clock -name rx_clk       -period  4 [get_ports rx_clk_in_p]




#################################################################################################################
#
# GPIO
#
#################################################################################################################
set_property  -dict {PACKAGE_PIN H18 IOSTANDARD LVCMOS18} [get_ports GPIOB[28] ]  ;
set_property  -dict {PACKAGE_PIN H17 IOSTANDARD LVCMOS18} [get_ports GPIOB[27] ]  ;
set_property  -dict {PACKAGE_PIN K18 IOSTANDARD LVCMOS18} [get_ports GPIOB[26] ]  ;
set_property  -dict {PACKAGE_PIN K17 IOSTANDARD LVCMOS18} [get_ports GPIOB[25] ]  ;
set_property  -dict {PACKAGE_PIN L17 IOSTANDARD LVCMOS18} [get_ports GPIOB[24] ]  ;
set_property  -dict {PACKAGE_PIN J19 IOSTANDARD LVCMOS18} [get_ports GPIOB[23] ]  ;
set_property  -dict {PACKAGE_PIN K19 IOSTANDARD LVCMOS18} [get_ports GPIOB[22] ]  ;
set_property  -dict {PACKAGE_PIN L20 IOSTANDARD LVCMOS18} [get_ports GPIOB[21] ]  ;
set_property  -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS18} [get_ports GPIOB[20] ]  ;
set_property  -dict {PACKAGE_PIN M18 IOSTANDARD LVCMOS18} [get_ports GPIOB[19] ]  ;
set_property  -dict {PACKAGE_PIN M17 IOSTANDARD LVCMOS18} [get_ports GPIOB[18] ]  ;
set_property  -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS18} [get_ports GPIOB[17] ]  ;
set_property  -dict {PACKAGE_PIN J16 IOSTANDARD LVCMOS18} [get_ports GPIOB[16] ]  ;
set_property  -dict {PACKAGE_PIN K16 IOSTANDARD LVCMOS18} [get_ports GPIOB[15] ]  ;
set_property  -dict {PACKAGE_PIN M15 IOSTANDARD LVCMOS18} [get_ports GPIOB[14] ]  ;
set_property  -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS18} [get_ports GPIOB[13] ]  ;
set_property  -dict {PACKAGE_PIN L15 IOSTANDARD LVCMOS18} [get_ports GPIOB[12] ]  ;
set_property  -dict {PACKAGE_PIN L14 IOSTANDARD LVCMOS18} [get_ports GPIOB[11] ]  ;
set_property  -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS18} [get_ports GPIOB[10] ]  ;
set_property  -dict {PACKAGE_PIN N15 IOSTANDARD LVCMOS18} [get_ports GPIOB[9] ]  ;
set_property  -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS18} [get_ports GPIOB[8] ]  ;
set_property  -dict {PACKAGE_PIN K14 IOSTANDARD LVCMOS18} [get_ports GPIOB[7] ]  ;
set_property  -dict {PACKAGE_PIN G15 IOSTANDARD LVCMOS18} [get_ports GPIOB[6] ]  ;
set_property  -dict {PACKAGE_PIN H15 IOSTANDARD LVCMOS18} [get_ports GPIOB[5] ]  ;
set_property  -dict {PACKAGE_PIN G20 IOSTANDARD LVCMOS18} [get_ports GPIOB[4] ]  ;
set_property  -dict {PACKAGE_PIN G19 IOSTANDARD LVCMOS18} [get_ports GPIOB[3] ]  ;
set_property  -dict {PACKAGE_PIN H20 IOSTANDARD LVCMOS18} [get_ports GPIOB[2] ]  ;
set_property  -dict {PACKAGE_PIN J20 IOSTANDARD LVCMOS18} [get_ports GPIOB[1] ]  ;
set_property  -dict {PACKAGE_PIN G18 IOSTANDARD LVCMOS18} [get_ports GPIOB[0] ]  ;



#  SD 0 / data[1] / MIO[43]
set_property iostandard "LVCMOS33" [get_ports "MIO[43]"]
set_property PACKAGE_PIN "E12" [get_ports "MIO[43]"]
set_property slew "slow" [get_ports "MIO[43]"]
set_property drive "8" [get_ports "MIO[43]"]
set_property pullup "TRUE" [get_ports "MIO[43]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "MIO[43]"]
#  SD 0 / data[0] / MIO[42]
set_property iostandard "LVCMOS33" [get_ports "MIO[42]"]
set_property PACKAGE_PIN "A9" [get_ports "MIO[42]"]
set_property slew "slow" [get_ports "MIO[42]"]
set_property drive "8" [get_ports "MIO[42]"]
set_property pullup "TRUE" [get_ports "MIO[42]"]
set_property PIO_DIRECTION "BIDIR" [get_ports "MIO[42]"]