# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/uDATAPATH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:41 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/uDATAPATH.v 
# -- Compiling module uDATAPATH
# 
# Top level modules:
# 	uDATAPATH
# End time: 12:30:41 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_STATEMACHINE.v 
# -- Compiling module SC_STATEMACHINE
# 
# Top level modules:
# 	SC_STATEMACHINE
# End time: 12:30:42 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_RegSHIFTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:42 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_RegSHIFTER.v 
# -- Compiling module SC_RegSHIFTER
# 
# Top level modules:
# 	SC_RegSHIFTER
# End time: 12:30:43 on May 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_RegGENERAL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_RegGENERAL.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 12:30:43 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_RegFIXED.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:43 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/SC_RegFIXED.v 
# -- Compiling module SC_RegFIXED
# 
# Top level modules:
# 	SC_RegFIXED
# End time: 12:30:43 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/CC_MUXX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:45 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/CC_MUXX.v 
# -- Compiling module CC_MUXX
# 
# Top level modules:
# 	CC_MUXX
# End time: 12:30:46 on May 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/CC_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:47 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/CC_DECODER.v 
# -- Compiling module CC_DECODER
# 
# Top level modules:
# 	CC_DECODER
# End time: 12:30:47 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/CC_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:47 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/rtl/CC_ALU.v 
# -- Compiling module CC_ALU
# 
# Top level modules:
# 	CC_ALU
# End time: 12:30:47 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:48 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 12:30:48 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/simulation/modelsim {C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:48 on May 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/simulation/modelsim" C:/Users/santi/OneDrive/Escritorio/carpetaPruebaSED/2010-PRJ0_uDATAPATH/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 12:30:48 on May 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 12:30:50 on May 21,2021
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.uDATAPATH
# Loading work.SC_RegGENERAL
# Loading work.SC_RegFIXED
# Loading work.SC_RegSHIFTER
# Loading work.CC_DECODER
# Loading work.CC_MUXX
# Loading work.CC_ALU
# Loading work.SC_STATEMACHINE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
do TB_SYSTEM.do
# Running testbench
do TB_SYSTEM.do
# Trace back: 
#   >13:proc:14: ::SimDataset::objectTreeView1 value {WcObSR 0} 0
#   <12:proc:-1: ::ObjectsTreeView::GetObjectValue .main_pane.objects {WcObSR 0} {CLK_FREQ leaf icon_vlog_sig Parameter {} {} Internal {} {} {} {} {}}
#   <11:eval:1: ::update idletasks
#   >10:eval:1: ::.dockbar redoPack
#   >9:proc:14: ::.dockbar remove wave_expand_time
#   <8:proc:63: ::Wave::removeToolbars 
#   <7:proc:17: ::Wave::WaveUnDock .main_pane.wave
#   >6:proc:-1: ::.main_pane.wave _UnDock
#   >5:proc:12: ::.windowmgr ShowWindow .main_pane.wave
#   >4:eval:1: ::.windowmgr ShowWindowType wave
#   <3:proc:77: ::view wave
#   <2:proc:-1: ::Wave::ActivateNextPane {} 0
#   <1:proc:3: ::WaveActivateNextPane {} 0
# End time: 12:34:24 on May 21,2021, Elapsed time: 0:03:34
# Errors: 28, Warnings: 0
