Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/second/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5f1c28638a3a40b2a80dc41cb0ca6bf9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/Files/vivado/Experience_six/Experience_six.srcs/sources_1/new/inst_rom.v:36]
WARNING: [VRFC 10-3283] element index 21 into 'inst_rom' is out of bounds [E:/Files/vivado/Experience_six/Experience_six.srcs/sources_1/new/inst_rom.v:37]
WARNING: [VRFC 10-3705] select index 20 into 'inst_rom' is out of bounds [E:/Files/vivado/Experience_six/Experience_six.srcs/sources_1/new/inst_rom.v:63]
WARNING: [VRFC 10-3705] select index 21 into 'inst_rom' is out of bounds [E:/Files/vivado/Experience_six/Experience_six.srcs/sources_1/new/inst_rom.v:64]
WARNING: [VRFC 10-3705] select index 13 into 'alu_control' is out of bounds [E:/Files/vivado/Experience_six/Experience_six.srcs/sources_1/new/alu.v:43]
WARNING: [VRFC 10-3705] select index 12 into 'alu_control' is out of bounds [E:/Files/vivado/Experience_six/Experience_six.srcs/sources_1/new/alu.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
