// Seed: 2209638836
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
);
  logic id_4, id_5, id_6, id_7;
  logic id_8;
  logic id_9;
  always begin
    id_0 = id_7 - id_4;
  end
  logic id_10;
  type_18(
      1, id_5
  );
  assign id_1 = id_7;
  logic id_11;
  type_20(
      1, id_5
  );
endmodule
