-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_10u_config19_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    layer18_out_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    layer18_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer18_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer18_out_empty_n : IN STD_LOGIC;
    layer18_out_read : OUT STD_LOGIC;
    layer19_out_din : OUT STD_LOGIC_VECTOR (209 downto 0);
    layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer19_out_full_n : IN STD_LOGIC;
    layer19_out_write : OUT STD_LOGIC );
end;


architecture behav of myproject_dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_10u_config19_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal layer18_out_blk_n : STD_LOGIC;
    signal layer19_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal data_pack_fu_117_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_reg_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal data_pack_32_reg_331 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_33_reg_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_34_reg_341 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_35_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_36_reg_351 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_37_reg_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_38_reg_361 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_39_reg_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_40_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_41_reg_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_42_reg_381 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_43_reg_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_44_reg_391 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_45_reg_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_pack_46_reg_401 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_reg_406 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal res_1_reg_411 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_2_reg_416 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_3_reg_421 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_4_reg_426 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_5_reg_431 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_6_reg_436 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_7_reg_441 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_8_reg_446 : STD_LOGIC_VECTOR (20 downto 0);
    signal res_9_reg_451 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_3 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_4 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_5 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_6 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_7 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_8 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_9 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_0_val1 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_1_val2 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_2_val3 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_3_val4 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_4_val5 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_5_val6 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_6_val7 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_7_val8 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_8_val9 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_9_val10 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_10_val11 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_11_val12 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_12_val13 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_13_val14 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_14_val15 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_15_val16 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (20 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;



begin
    grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97 : component myproject_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_0_val1 => data_pack_reg_326,
        data_1_val2 => data_pack_32_reg_331,
        data_2_val3 => data_pack_33_reg_336,
        data_3_val4 => data_pack_34_reg_341,
        data_4_val5 => data_pack_35_reg_346,
        data_5_val6 => data_pack_36_reg_351,
        data_6_val7 => data_pack_37_reg_356,
        data_7_val8 => data_pack_38_reg_361,
        data_8_val9 => data_pack_39_reg_366,
        data_9_val10 => data_pack_40_reg_371,
        data_10_val11 => data_pack_41_reg_376,
        data_11_val12 => data_pack_42_reg_381,
        data_12_val13 => data_pack_43_reg_386,
        data_13_val14 => data_pack_44_reg_391,
        data_14_val15 => data_pack_45_reg_396,
        data_15_val16 => data_pack_46_reg_401,
        ap_return_0 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_0,
        ap_return_1 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_1,
        ap_return_2 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_2,
        ap_return_3 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_3,
        ap_return_4 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_4,
        ap_return_5 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_5,
        ap_return_6 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_6,
        ap_return_7 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_7,
        ap_return_8 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_8,
        ap_return_9 => grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((layer19_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                data_pack_32_reg_331 <= layer18_out_dout(15 downto 8);
                data_pack_33_reg_336 <= layer18_out_dout(23 downto 16);
                data_pack_34_reg_341 <= layer18_out_dout(31 downto 24);
                data_pack_35_reg_346 <= layer18_out_dout(39 downto 32);
                data_pack_36_reg_351 <= layer18_out_dout(47 downto 40);
                data_pack_37_reg_356 <= layer18_out_dout(55 downto 48);
                data_pack_38_reg_361 <= layer18_out_dout(63 downto 56);
                data_pack_39_reg_366 <= layer18_out_dout(71 downto 64);
                data_pack_40_reg_371 <= layer18_out_dout(79 downto 72);
                data_pack_41_reg_376 <= layer18_out_dout(87 downto 80);
                data_pack_42_reg_381 <= layer18_out_dout(95 downto 88);
                data_pack_43_reg_386 <= layer18_out_dout(103 downto 96);
                data_pack_44_reg_391 <= layer18_out_dout(111 downto 104);
                data_pack_45_reg_396 <= layer18_out_dout(119 downto 112);
                data_pack_46_reg_401 <= layer18_out_dout(127 downto 120);
                data_pack_reg_326 <= data_pack_fu_117_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                res_1_reg_411 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_1;
                res_2_reg_416 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_2;
                res_3_reg_421 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_3;
                res_4_reg_426 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_4;
                res_5_reg_431 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_5;
                res_6_reg_436 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_6;
                res_7_reg_441 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_7;
                res_8_reg_446 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_8;
                res_9_reg_451 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_9;
                res_reg_406 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, layer19_out_full_n, ap_CS_fsm_state4, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((layer19_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(layer19_out_full_n)
    begin
        if ((layer19_out_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, layer18_out_empty_n)
    begin
                ap_block_state1 <= ((layer18_out_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, layer19_out_full_n, ap_CS_fsm_state4)
    begin
        if (((layer19_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    data_pack_fu_117_p1 <= layer18_out_dout(8 - 1 downto 0);

    internal_ap_ready_assign_proc : process(layer19_out_full_n, ap_CS_fsm_state4)
    begin
        if (((layer19_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer18_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, layer18_out_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer18_out_blk_n <= layer18_out_empty_n;
        else 
            layer18_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer18_out_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer18_out_read <= ap_const_logic_1;
        else 
            layer18_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer19_out_blk_n_assign_proc : process(layer19_out_full_n, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            layer19_out_blk_n <= layer19_out_full_n;
        else 
            layer19_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer19_out_din <= (((((((((res_9_reg_451 & res_8_reg_446) & res_7_reg_441) & res_6_reg_436) & res_5_reg_431) & res_4_reg_426) & res_3_reg_421) & res_2_reg_416) & res_1_reg_411) & res_reg_406);

    layer19_out_write_assign_proc : process(layer19_out_full_n, ap_CS_fsm_state4)
    begin
        if (((layer19_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            layer19_out_write <= ap_const_logic_1;
        else 
            layer19_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
