<html><body><samp><pre>
<!@TC:1490901886>
<a name=mapperReport150></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LVRegul_cntl.fdc
Linked File: <a href="F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LV_REGUL_CNTL_scck.rpt:@XP_FILE">TOP_LV_REGUL_CNTL_scck.rpt</a>
<font color=#A52A2A>@W:<a href="@W:MF499:@XP_HELP">MF499</a> : <!@TM:1490901886> | Found issues with constraints. Please check report file F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LV_REGUL_CNTL_scck.rpt.</font> 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1490901886> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1490901886> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

Adding property syn_pad_type, value "LVCMOS_15", to port DEV_RST_B
Adding property syn_io_schmitt, value 1, to port DEV_RST_B
Adding property syn_encoding, value "safe,original", to instance SERIAL_REC.RX_STATE[0:23]

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



<a name=mapperReport151></a>@S |Clock Summary</a>
*****************

Start            Requested     Requested     Clock        Clock           
Clock            Frequency     Period        Type         Group           
--------------------------------------------------------------------------
ext_clk40mhz     50.0 MHz      20.000        declared     default_clkgroup
int_clk5mhz      6.3 MHz       160.000       declared     default_clkgroup
==========================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1490901886> | Writing default property annotation file F:\0_all_libero_project\CERN_LHCb\LVRegul_DIg_Cntl\synthesis\TOP_LV_REGUL_CNTL.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 45MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 30 15:24:46 2017

###########################################################]

</pre></samp></body></html>
