
12_timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000018c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000334  0800033c  0001033c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000334  08000334  0001033c  2**0
                  CONTENTS
  4 .ARM          00000000  08000334  08000334  0001033c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000334  0800033c  0001033c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000334  08000334  00010334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000338  08000338  00010338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001033c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001033c  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001033c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0001036c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000742  00000000  00000000  000103af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000192  00000000  00000000  00010af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000068  00000000  00000000  00010c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000003f  00000000  00000000  00010cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00000d7c  00000000  00000000  00010d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000c4b  00000000  00000000  00011aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0008bb35  00000000  00000000  000126f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000088  00000000  00000000  0009e22c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  0009e2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	0800031c 	.word	0x0800031c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	0800031c 	.word	0x0800031c

080001e8 <main>:
#define GPIODEN                    (1U<<3)



int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |=GPIODEN;
 80001ec:	4b13      	ldr	r3, [pc, #76]	; (800023c <main+0x54>)
 80001ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f0:	4a12      	ldr	r2, [pc, #72]	; (800023c <main+0x54>)
 80001f2:	f043 0308 	orr.w	r3, r3, #8
 80001f6:	6313      	str	r3, [r2, #48]	; 0x30


	GPIOD->MODER |= (1U<<24);
 80001f8:	4b11      	ldr	r3, [pc, #68]	; (8000240 <main+0x58>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a10      	ldr	r2, [pc, #64]	; (8000240 <main+0x58>)
 80001fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000202:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1U<<25);
 8000204:	4b0e      	ldr	r3, [pc, #56]	; (8000240 <main+0x58>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a0d      	ldr	r2, [pc, #52]	; (8000240 <main+0x58>)
 800020a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800020e:	6013      	str	r3, [r2, #0]

	// uart2_tx_init();
	 tim3_1hz_init();
 8000210:	f000 f81a 	bl	8000248 <tim3_1hz_init>

	while(1)
	{
		//wait for UIF to set
		while(!(TIM3->SR &SR_UIF ))
 8000214:	bf00      	nop
 8000216:	4b0b      	ldr	r3, [pc, #44]	; (8000244 <main+0x5c>)
 8000218:	691b      	ldr	r3, [r3, #16]
 800021a:	f003 0301 	and.w	r3, r3, #1
 800021e:	2b00      	cmp	r3, #0
 8000220:	d0f9      	beq.n	8000216 <main+0x2e>
		{}
		// clear UIF
		TIM3->SR &=~SR_UIF;
 8000222:	4b08      	ldr	r3, [pc, #32]	; (8000244 <main+0x5c>)
 8000224:	691b      	ldr	r3, [r3, #16]
 8000226:	4a07      	ldr	r2, [pc, #28]	; (8000244 <main+0x5c>)
 8000228:	f023 0301 	bic.w	r3, r3, #1
 800022c:	6113      	str	r3, [r2, #16]

		//printf("one second passed \n\r");
		GPIOD->ODR  ^=LED_PIN;
 800022e:	4b04      	ldr	r3, [pc, #16]	; (8000240 <main+0x58>)
 8000230:	695b      	ldr	r3, [r3, #20]
 8000232:	4a03      	ldr	r2, [pc, #12]	; (8000240 <main+0x58>)
 8000234:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8000238:	6153      	str	r3, [r2, #20]
		while(!(TIM3->SR &SR_UIF ))
 800023a:	e7eb      	b.n	8000214 <main+0x2c>
 800023c:	40023800 	.word	0x40023800
 8000240:	40020c00 	.word	0x40020c00
 8000244:	40000400 	.word	0x40000400

08000248 <tim3_1hz_init>:
#define TIM3EN    (1U<<1)
#define CR1_CEN        (1U<<0)


void tim3_1hz_init(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	//enable clock access
	RCC->APB1ENR = TIM3EN;
 800024c:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <tim3_1hz_init+0x30>)
 800024e:	2202      	movs	r2, #2
 8000250:	641a      	str	r2, [r3, #64]	; 0x40

	// set prescaler value
	TIM3->PSC = 1600 -1;  //   16000000 / 1600 = 10000
 8000252:	4b0a      	ldr	r3, [pc, #40]	; (800027c <tim3_1hz_init+0x34>)
 8000254:	f240 623f 	movw	r2, #1599	; 0x63f
 8000258:	629a      	str	r2, [r3, #40]	; 0x28
	// set auto reload value
	TIM3->ARR = 10000 -1; // 10000/10000 = 1;
 800025a:	4b08      	ldr	r3, [pc, #32]	; (800027c <tim3_1hz_init+0x34>)
 800025c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
	// clear counter
	TIM3->CNT =0;
 8000262:	4b06      	ldr	r3, [pc, #24]	; (800027c <tim3_1hz_init+0x34>)
 8000264:	2200      	movs	r2, #0
 8000266:	625a      	str	r2, [r3, #36]	; 0x24
	// enable timer
	TIM3->CR1 =CR1_CEN;
 8000268:	4b04      	ldr	r3, [pc, #16]	; (800027c <tim3_1hz_init+0x34>)
 800026a:	2201      	movs	r2, #1
 800026c:	601a      	str	r2, [r3, #0]

}
 800026e:	bf00      	nop
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	40023800 	.word	0x40023800
 800027c:	40000400 	.word	0x40000400

08000280 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000280:	480d      	ldr	r0, [pc, #52]	; (80002b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000282:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000284:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000288:	480c      	ldr	r0, [pc, #48]	; (80002bc <LoopForever+0x6>)
  ldr r1, =_edata
 800028a:	490d      	ldr	r1, [pc, #52]	; (80002c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800028c:	4a0d      	ldr	r2, [pc, #52]	; (80002c4 <LoopForever+0xe>)
  movs r3, #0
 800028e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000290:	e002      	b.n	8000298 <LoopCopyDataInit>

08000292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000296:	3304      	adds	r3, #4

08000298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800029a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800029c:	d3f9      	bcc.n	8000292 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800029e:	4a0a      	ldr	r2, [pc, #40]	; (80002c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a0:	4c0a      	ldr	r4, [pc, #40]	; (80002cc <LoopForever+0x16>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002a4:	e001      	b.n	80002aa <LoopFillZerobss>

080002a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a8:	3204      	adds	r2, #4

080002aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002ac:	d3fb      	bcc.n	80002a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ae:	f000 f811 	bl	80002d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002b2:	f7ff ff99 	bl	80001e8 <main>

080002b6 <LoopForever>:

LoopForever:
  b LoopForever
 80002b6:	e7fe      	b.n	80002b6 <LoopForever>
  ldr   r0, =_estack
 80002b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002c4:	0800033c 	.word	0x0800033c
  ldr r2, =_sbss
 80002c8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002cc:	2000001c 	.word	0x2000001c

080002d0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d0:	e7fe      	b.n	80002d0 <ADC_IRQHandler>
	...

080002d4 <__libc_init_array>:
 80002d4:	b570      	push	{r4, r5, r6, lr}
 80002d6:	4d0d      	ldr	r5, [pc, #52]	; (800030c <__libc_init_array+0x38>)
 80002d8:	4c0d      	ldr	r4, [pc, #52]	; (8000310 <__libc_init_array+0x3c>)
 80002da:	1b64      	subs	r4, r4, r5
 80002dc:	10a4      	asrs	r4, r4, #2
 80002de:	2600      	movs	r6, #0
 80002e0:	42a6      	cmp	r6, r4
 80002e2:	d109      	bne.n	80002f8 <__libc_init_array+0x24>
 80002e4:	4d0b      	ldr	r5, [pc, #44]	; (8000314 <__libc_init_array+0x40>)
 80002e6:	4c0c      	ldr	r4, [pc, #48]	; (8000318 <__libc_init_array+0x44>)
 80002e8:	f000 f818 	bl	800031c <_init>
 80002ec:	1b64      	subs	r4, r4, r5
 80002ee:	10a4      	asrs	r4, r4, #2
 80002f0:	2600      	movs	r6, #0
 80002f2:	42a6      	cmp	r6, r4
 80002f4:	d105      	bne.n	8000302 <__libc_init_array+0x2e>
 80002f6:	bd70      	pop	{r4, r5, r6, pc}
 80002f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002fc:	4798      	blx	r3
 80002fe:	3601      	adds	r6, #1
 8000300:	e7ee      	b.n	80002e0 <__libc_init_array+0xc>
 8000302:	f855 3b04 	ldr.w	r3, [r5], #4
 8000306:	4798      	blx	r3
 8000308:	3601      	adds	r6, #1
 800030a:	e7f2      	b.n	80002f2 <__libc_init_array+0x1e>
 800030c:	08000334 	.word	0x08000334
 8000310:	08000334 	.word	0x08000334
 8000314:	08000334 	.word	0x08000334
 8000318:	08000338 	.word	0x08000338

0800031c <_init>:
 800031c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800031e:	bf00      	nop
 8000320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000322:	bc08      	pop	{r3}
 8000324:	469e      	mov	lr, r3
 8000326:	4770      	bx	lr

08000328 <_fini>:
 8000328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800032a:	bf00      	nop
 800032c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032e:	bc08      	pop	{r3}
 8000330:	469e      	mov	lr, r3
 8000332:	4770      	bx	lr
