{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662257137455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662257137468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 22:05:37 2022 " "Processing started: Sat Sep 03 22:05:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662257137468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662257137468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm-moore -c fsm-moore " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm-moore -c fsm-moore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662257137468 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1662257137958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_outputs/fsm-moore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_outputs/fsm-moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_moore " "Found entity 1: fsm_moore" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662257150747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662257150747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_moore " "Elaborating entity \"fsm_moore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662257150775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fsm-moore.v(46) " "Verilog HDL assignment warning at fsm-moore.v(46): truncated value with size 32 to match size of target (24)" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662257150776 "|fsm_moore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm-moore.v(87) " "Verilog HDL assignment warning at fsm-moore.v(87): truncated value with size 32 to match size of target (9)" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662257150777 "|fsm_moore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fsm-moore.v(90) " "Verilog HDL assignment warning at fsm-moore.v(90): truncated value with size 32 to match size of target (9)" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662257150777 "|fsm_moore"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[0\]~reg0 led\[0\]~reg0_emulated led\[0\]~1 " "Register \"led\[0\]~reg0\" is converted into an equivalent circuit using register \"led\[0\]~reg0_emulated\" and latch \"led\[0\]~1\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[1\]~reg0 led\[1\]~reg0_emulated led\[1\]~5 " "Register \"led\[1\]~reg0\" is converted into an equivalent circuit using register \"led\[1\]~reg0_emulated\" and latch \"led\[1\]~5\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[2\]~reg0 led\[2\]~reg0_emulated led\[2\]~9 " "Register \"led\[2\]~reg0\" is converted into an equivalent circuit using register \"led\[2\]~reg0_emulated\" and latch \"led\[2\]~9\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[3\]~reg0 led\[3\]~reg0_emulated led\[3\]~13 " "Register \"led\[3\]~reg0\" is converted into an equivalent circuit using register \"led\[3\]~reg0_emulated\" and latch \"led\[3\]~13\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[4\]~reg0 led\[4\]~reg0_emulated led\[4\]~17 " "Register \"led\[4\]~reg0\" is converted into an equivalent circuit using register \"led\[4\]~reg0_emulated\" and latch \"led\[4\]~17\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[5\]~reg0 led\[5\]~reg0_emulated led\[5\]~21 " "Register \"led\[5\]~reg0\" is converted into an equivalent circuit using register \"led\[5\]~reg0_emulated\" and latch \"led\[5\]~21\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[6\]~reg0 led\[6\]~reg0_emulated led\[6\]~25 " "Register \"led\[6\]~reg0\" is converted into an equivalent circuit using register \"led\[6\]~reg0_emulated\" and latch \"led\[6\]~25\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[7\]~reg0 led\[7\]~reg0_emulated led\[7\]~29 " "Register \"led\[7\]~reg0\" is converted into an equivalent circuit using register \"led\[7\]~reg0_emulated\" and latch \"led\[7\]~29\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led\[8\]~reg0 led\[8\]~reg0_emulated led\[8\]~33 " "Register \"led\[8\]~reg0\" is converted into an equivalent circuit using register \"led\[8\]~reg0_emulated\" and latch \"led\[8\]~33\"" {  } { { "verilog_outputs/fsm-moore.v" "" { Text "C:/altera_lite/16.0/projects/fsm-moore/verilog_outputs/fsm-moore.v" 89 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662257151195 "|fsm_moore|led[8]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1662257151195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662257151325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662257151630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662257151630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662257151676 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662257151676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662257151676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662257151676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662257151698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 22:05:51 2022 " "Processing ended: Sat Sep 03 22:05:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662257151698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662257151698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662257151698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662257151698 ""}
