// Seed: 514564903
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  assign id_2 = id_2;
  reg id_6, id_7, id_8, id_9;
  module_0();
  wire id_10;
  id_11(
      .id_0(id_1[1 : 1]), .id_1(1'b0), .id_2(1)
  );
  initial begin
    id_7 <= #1 id_5;
  end
  assign id_4 = 1'b0;
  wire id_12;
  assign id_4 = 1;
  wire id_13;
endmodule
