// Seed: 3119205210
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    input wand id_4
    , id_12,
    output uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8#(
        .id_13(""),
        .id_14(1)
    ),
    input wire id_9,
    output tri0 id_10
);
  assign id_3 = -1;
  assign id_3 = -1;
  wire id_15;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    output uwire id_2,
    output tri1 id_3#(
        .id_27(1),
        .id_28("")
    )
    , id_29,
    output wor id_4,
    input wand id_5,
    output logic id_6,
    output wire id_7[1  -  1 : (  -1  )],
    input tri1 id_8,
    output logic id_9,
    output logic id_10,
    input supply1 id_11,
    output tri id_12[1 'b0 : -1],
    input supply1 id_13,
    output uwire id_14,
    output uwire id_15,
    input tri id_16,
    input supply0 id_17,
    input wand id_18,
    input wire void id_19,
    input wor id_20,
    input wand id_21,
    output supply1 id_22,
    input supply1 id_23,
    input wire id_24,
    output logic id_25
);
  id_30 :
  assert property (@(*) -1) begin : LABEL_0
    begin : LABEL_1
      $unsigned(31);
      ;
    end
    begin : LABEL_2
      fork
        id_25 <= id_24;
      join_any
      id_28 <= 1;
    end
    id_9 <= id_27;
    id_6 = -1;
  end
  always @(1 or id_21 or negedge id_16) begin : LABEL_3
    @(posedge id_11) begin : LABEL_4
      #1
      if (-1) id_1 <= "";
      else id_10 <= 1;
    end
  end
  logic id_31;
  assign id_1 = -1'b0;
  logic id_32;
  module_0 modCall_1 (
      id_19,
      id_23,
      id_19,
      id_3,
      id_19,
      id_7,
      id_20,
      id_19,
      id_7,
      id_0,
      id_14
  );
  assign modCall_1.id_4 = 0;
  assign id_28 = 1 - id_16;
  wire id_33, id_34;
endmodule
