<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<bitset name="nv50_spll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="nv50_nvpll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield low="19" high="21" name="P2"/>
	<bitfield pos="29" name="UNK29"/>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="nv50_nviopll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield pos="19" name="NVIOPLL_REF">
		<value value="0" name="NVIOSRC"/>
		<value value="1" name="RPLL1_DIV4"/> <!-- ? -->
	</bitfield>
	<bitfield pos="21" name="NVIOCLK">
		<value value="0" name="NVIOPLL"/>
		<value value="1" name="CRYSTAL_DIV4"/>
	</bitfield>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="nv50_mpll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield pos="9" name="MCLK">
		<value value="0" name="MPLL"/>
		<value value="1" name="MCLK_1"/>
	</bitfield>
	<bitfield low="10" high="15" name="UNK10"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield low="19" high="21" name="LOG2PBIAS"/>
	<bitfield low="22" high="24" name="P2"/>
	<bitfield low="25" high="26" name="UNK25"/>
	<bitfield low="28" high="29" name="UNK28"/>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="nv50_pll_coef" inline="yes">
	<bitfield low="0" high="7" name="M"/>
	<bitfield low="8" high="15" name="N"/>
</bitset>

<bitset name="nv50_div" inline="yes">
	<bitfield low="0" high="2" name="DOM6_P" variants="NV84-"/>
	<bitfield low="8" high="10" name="VDEC_P" variants="NV84-"/>
	<bitfield pos="31" name="UNK31"/>
</bitset>

<array offset="0x4000" name="PCLOCK" stride="0x1000" variants="NV50:NVA3" length="1">
	<reg32 offset="0x000" name="NVIO_PLL_CTRL" variants="NV50 NVA0" type="nv50_nviopll_ctrl"/>
	<reg32 offset="0x004" name="NVIO_PLL_COEF" variants="NV50 NVA0" type="nv50_pll_coef"/>
	<reg32 offset="0x008" name="MPLL_CTRL" variants="NV50:NVAA" type="nv50_mpll_ctrl"/>
	<reg32 offset="0x00c" name="MPLL_COEF" variants="NV50:NVAA" type="nv50_pll_coef"/>
	<reg32 offset="0x010" name="UNK10_PLL_CTRL" variants="NV50 NVA0" type="nv50_mpll_ctrl"/>
	<reg32 offset="0x014" name="UNK10_PLL_COEF" variants="NV50 NVA0" type="nv50_pll_coef"/>
	<reg32 offset="0x018" name="UNK18_PLL_CTRL" variants="NV50 NV92 NVA0" type="nv50_mpll_ctrl"/>
	<reg32 offset="0x01c" name="UNK18_PLL_COEF" variants="NV50 NV92 NVA0" type="nv50_pll_coef"/>
	<reg32 offset="0x020" name="SPLL_CTRL" type="nv50_spll_ctrl"/>
	<reg32 offset="0x024" name="SPLL_COEF" type="nv50_pll_coef"/>
	<reg32 offset="0x028" name="NVPLL_CTRL" type="nv50_nvpll_ctrl"/>
	<reg32 offset="0x02c" name="NVPLL_COEF" type="nv50_pll_coef"/>
	<reg32 offset="0x030" name="VDPLL_CTRL" variants="NV84:NV98 NVA0" type="nv50_nvpll_ctrl"/>
	<reg32 offset="0x034" name="VDPLL_COEF" variants="NV84:NV98 NVA0" type="nv50_pll_coef"/>
	<reg32 offset="0x088" name="UNK88_PLL_CTRL" variants="NVA0" type="nv50_mpll_ctrl"/>
	<reg32 offset="0x08c" name="UNK88_PLL_COEF" variants="NVA0" type="nv50_pll_coef"/>
	<reg32 offset="0x700" name="DIV" variants="NV50:NV92 NV98:NVAA" type="nv50_div"/>
	<reg32 offset="0x800" name="DIV" variants="NV92:NV98" type="nv50_div"/>
</array>

<array offset="0xc000" name="PCONTROL" stride="0x1000" variants="NV50:NVA3" length="1">
	<reg32 offset="0x040" name="MASTER">
		<doc>
		- when a name is suffixed by "_P", it means the clock is right-shifted
		- href: PCIE reference clock
		- hclk: href * 27778 / 10000
		- hclkm3: hclk * 3
		- hclkm3d2: hclk * 3 / 2
		- nvclk: clocks core
		- sclk: clocks shader
		- mclk_1: clocks memory on nv84-
		- mclk: clocks memory on nv50
		- vdclk: clocks video decoding
		- dom6: must clock something ;)
		</doc>
		<bitfield low="0" high="1" name="NVCLK">
			<doc>right shift is NVPLL.P1 if NVCLK_1 is 0, NVPLL.P2 if NVCLK_1 is 1. Gets post-multiplied by NVCLK_MUL.</doc>
			<value value="0" name="CRYSTAL_P"/>
			<value value="1" name="DOM6" variants="NV84-"/>
			<value value="2" name="SPLL_P"/>
			<value value="3" name="NVCLK_1_P"/>
		</bitfield>

		<bitfield low="2" high="3" name="UNK2" variants="NV98 NVA0"/>

		<bitfield low="4" high="5" name="SCLK">
			<doc>right-shift is SPLL.P on all clocks</doc>
			<value value="0" name="SCLK_1_P"/>
			<value value="2" name="NVCLK_1_P"/>
			<value value="3" name="SPLL_P"/>
		</bitfield>

		<bitfield pos="7" name="SCLK_1">
			<value value="0" name="CRYSTAL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<bitfield pos="8" name="UNK8" variants="NV98"/>

		<bitfield pos="9" name="UNK9" variants="NV84-"/>

		<bitfield low="10" high="11" name="VDCLK" variants="NV84-">
			<doc>right-shifted by DOM6_VDEC_P</doc>
			<value value="0" name="NVCLK_P" variants="NVA0"/>
			<value value="0" name="CRYSTAL_P" variants="NV84:NVA0"/>
			<value value="1" name="0"/>
			<value value="2" name="HCLK_M_3_D_2_P" variants="NV98"/> <!-- Host * 3 / 2 -->
			<value value="2" name="VDCLK_1_P" variants="NV84:NV98 NVA0"/>
			<value value="3" name="MCLK_P" variants="NV98"/>
			<value value="3" name="NVCLK_P" variants="NV50:NV98 NVA0"/>
		</bitfield>

		<bitfield pos="12" name="UNK12" variants="NV98 NVA0"/>

		<bitfield low="14" high="15" name="MCLK_1">
			<doc>right-shifted by MPLL.P on all clocks</doc>
			<value value="0" name="CRYSTAL_P"/>
			<value value="2" name="MCLK_2_P"/>
			<value value="3" name="MCLK_2_P"/>
		</bitfield>

		<bitfield pos="16" name="MPLL_REF" variants="NV84:NV98 NVA0">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>
		<bitfield low="17" high="19" name="UNK17" variants="NVA0"/>

		<bitfield pos="20" name="NVCLK_1">
			<doc>Selects NVCLK postdivider, and the clock as well if NVCLK is set to NVCLK_1</doc>
			<value value="0" name="NVPLL_P1"/>
			<value value="1" name="NVIOCLK_NVPLL_P2" variants="NV50 NVA0"/>
			<value value="1" name="DOM6_P" variants="NV84:NVA0"/>
		</bitfield>

		<bitfield pos="21" name="NVPLL_REF" variants="NV84:NV98 NVA0">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<bitfield pos="22" name="SPLL_REF" variants="NV84:NV98 NVA0">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<bitfield pos="23" name="UNK23" variants="NV98"/>

		<bitfield pos="24" name="VDCLK_1" variants="NV84-">
			<value value="0" name="NVPLL"/>
			<value value="1" name="VDPLL"/>
		</bitfield>

		<bitfield pos="25" name="VDPLL_REF" variants="NV84-">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<!-- nv50 and nva0 always use PLL(e810) >> 2 -->
		<bitfield low="26" high="27" name="DOM6" variants="NV84:NVA0">
			<doc></doc>
			<value value="0" name="HREF"/>
			<value value="2" name="HCLK"/>
			<value value="3" name="HCLK_M_3_P"/> <!-- (HCLK * 3) >> P-->
		</bitfield>

		<bitfield low="28" high="29" name="HOST">
			<doc>Gets post-multiplied by HOST_MUL.</doc>
			<value value="0" name="HREF"/>
			<value value="2" name="HCLK" variants="NV84-"/>
			<value value="3" name="HCLK"/>
		</bitfield>

		<bitfield low="30" high="31" name="MCLK_2">
			<value value="0" name="HREF"/>
			<value value="1" name="HCLK"/>
			<value value="2" name="NVPLL"/>
			<value value="3" name="SPLL"/>
		</bitfield>
	</reg32>

	<reg32 offset="0x044" name="HOST_MUL">
		<doc>HOST clock is multiplied by this/16. If it's > 16, it gets clamped to 16.</doc>
	</reg32>

	<reg32 offset="0x04c" name="NVCLK_MUL">
		<doc>NVCLK clock is multiplied by this/16. If it's > 16, it gets clamped to 16.</doc>
	</reg32>

	<reg32 offset="0x050" name="CLOCK_SOURCE" variants="NV94:NVAA">
		<doc>VDPLL is always linked to RPLL1</doc>
		<bitfield low="0" high="1" name="SPLL" variants="NV94:NVA0">
			<value value="0" name="RPLL2"/>
			<value value="1" name="CRYSTAL"/>
			<value value="2" name="HREF"/>
			<value value="3" name="RPLL1"/>
		</bitfield>

		<bitfield low="2" high="3" name="MPLL" variants="NV94:NVA0">
			<value value="0" name="RPLL2"/>
			<value value="1" name="CRYSTAL"/>
			<value value="2" name="HREF"/>
			<value value="3" name="RPLL1"/>
		</bitfield>

		<bitfield pos="4" name="UNK4" variants="NV94:NVA0"/>

		<bitfield low="11" high="12" name="NVPLL" variants="NV94:NVA0">
			<value value="0" name="RPLL2"/>
			<value value="1" name="CRYSTAL"/>
			<value value="2" name="HREF"/>
			<value value="3" name="RPLL1"/>
		</bitfield>
		<bitfield pos="13" name="UNK13" variants="NV94:NVA0"/>
		<bitfield low="14" high="17" name="UNK14"/>
	</reg32>
</array>

</domain>

</database>
