// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/22/2023 16:11:00"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula8 (
	CLOCK_50,
	KEY,
	SW,
	FPGA_RESET_N,
	PC_OUT,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
input 	FPGA_RESET_N;
output 	[8:0] PC_OUT;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// PC_OUT[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|PC|DOUT[0]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \ROM1|memROM~31_combout ;
wire \ROM1|memROM~12_combout ;
wire \CPU|MUX2|saida_MUX[5]~2_combout ;
wire \CPU|PC|DOUT[5]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \ROM1|memROM~11_combout ;
wire \ROM1|memROM~21_combout ;
wire \CPU|MUX2|saida_MUX[7]~8_combout ;
wire \ROM1|memROM~15_combout ;
wire \ROM1|memROM~16_combout ;
wire \ROM1|memROM~17_combout ;
wire \ROM1|memROM~18_combout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|MUX2|saida_MUX[1]~5_combout ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~2_combout ;
wire \CPU|MUX2|saida_MUX[2]~3_combout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \ROM1|memROM~22_combout ;
wire \ROM1|memROM~23_combout ;
wire \CPU|MUX2|saida_MUX[3]~4_combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|MUX2|saida_MUX[4]~6_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~19_combout ;
wire \ROM1|memROM~7_combout ;
wire \ROM1|memROM~20_combout ;
wire \CPU|MUX2|Equal2~3_combout ;
wire \CPU|Decodificador|saida[6]~4_combout ;
wire \SW[5]~input_o ;
wire \ROM1|memROM~32_combout ;
wire \ROM1|memROM~14_combout ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~10_combout ;
wire \ROM1|memROM~8_combout ;
wire \Decoder3x8|Equal2~0_combout ;
wire \ROM1|memROM~3_combout ;
wire \CPU|Decodificador|saida[1]~0_combout ;
wire \comb~10_combout ;
wire \comb~11_combout ;
wire \ROM1|memROM~25_combout ;
wire \ROM1|memROM~24_combout ;
wire \RAM1|dado_out~0_combout ;
wire \SW[4]~input_o ;
wire \RAM1|ram~817_combout ;
wire \CPU|Decodificador|Equal9~0_combout ;
wire \RAM1|process_0~0_combout ;
wire \RAM1|ram~818_combout ;
wire \RAM1|ram~395_q ;
wire \RAM1|ram~801_combout ;
wire \RAM1|ram~802_combout ;
wire \RAM1|ram~331_q ;
wire \RAM1|ram~793_combout ;
wire \RAM1|ram~794_combout ;
wire \RAM1|ram~323_q ;
wire \RAM1|ram~809_combout ;
wire \RAM1|ram~810_combout ;
wire \RAM1|ram~387_q ;
wire \RAM1|ram~619_combout ;
wire \RAM1|ram~363feeder_combout ;
wire \RAM1|ram~781_combout ;
wire \RAM1|ram~782_combout ;
wire \RAM1|ram~363_q ;
wire \RAM1|ram~765_combout ;
wire \RAM1|ram~766_combout ;
wire \RAM1|ram~299_q ;
wire \RAM1|ram~761_combout ;
wire \RAM1|ram~762_combout ;
wire \RAM1|ram~291_q ;
wire \RAM1|ram~777_combout ;
wire \RAM1|ram~778_combout ;
wire \RAM1|ram~355_q ;
wire \RAM1|ram~618_combout ;
wire \RAM1|ram~275feeder_combout ;
wire \RAM1|ram~697_combout ;
wire \RAM1|ram~698_combout ;
wire \RAM1|ram~275_q ;
wire \RAM1|ram~347feeder_combout ;
wire \RAM1|ram~717_combout ;
wire \RAM1|ram~718_combout ;
wire \RAM1|ram~347_q ;
wire \RAM1|ram~283feeder_combout ;
wire \RAM1|ram~701_combout ;
wire \RAM1|ram~702_combout ;
wire \RAM1|ram~283_q ;
wire \RAM1|ram~713_combout ;
wire \RAM1|ram~714_combout ;
wire \RAM1|ram~339_q ;
wire \RAM1|ram~616_combout ;
wire \RAM1|ram~729_combout ;
wire \RAM1|ram~730_combout ;
wire \RAM1|ram~307_q ;
wire \RAM1|ram~733_combout ;
wire \RAM1|ram~734_combout ;
wire \RAM1|ram~315_q ;
wire \RAM1|ram~745_combout ;
wire \RAM1|ram~746_combout ;
wire \RAM1|ram~371_q ;
wire \RAM1|ram~749_combout ;
wire \RAM1|ram~750_combout ;
wire \RAM1|ram~379_q ;
wire \RAM1|ram~617_combout ;
wire \RAM1|ram~620_combout ;
wire \RAM1|ram~757_combout ;
wire \RAM1|ram~758_combout ;
wire \RAM1|ram~507_q ;
wire \RAM1|ram~467feeder_combout ;
wire \RAM1|ram~721_combout ;
wire \RAM1|ram~722_combout ;
wire \RAM1|ram~467_q ;
wire \RAM1|ram~753_combout ;
wire \RAM1|ram~754_combout ;
wire \RAM1|ram~499_q ;
wire \RAM1|ram~725_combout ;
wire \RAM1|ram~726_combout ;
wire \RAM1|ram~475_q ;
wire \RAM1|ram~628_combout ;
wire \RAM1|ram~805_combout ;
wire \RAM1|ram~806_combout ;
wire \RAM1|ram~459_q ;
wire \RAM1|ram~769_combout ;
wire \RAM1|ram~770_combout ;
wire \RAM1|ram~419_q ;
wire \RAM1|ram~773_combout ;
wire \RAM1|ram~774_combout ;
wire \RAM1|ram~427_q ;
wire \RAM1|ram~797_combout ;
wire \RAM1|ram~798_combout ;
wire \RAM1|ram~451_q ;
wire \RAM1|ram~627_combout ;
wire \RAM1|ram~789_combout ;
wire \RAM1|ram~790_combout ;
wire \RAM1|ram~491_q ;
wire \RAM1|ram~785_combout ;
wire \RAM1|ram~786_combout ;
wire \RAM1|ram~483_q ;
wire \RAM1|ram~813_combout ;
wire \RAM1|ram~814_combout ;
wire \RAM1|ram~515_q ;
wire \RAM1|ram~821_combout ;
wire \RAM1|ram~822_combout ;
wire \RAM1|ram~523_q ;
wire \RAM1|ram~629_combout ;
wire \RAM1|ram~705_combout ;
wire \RAM1|ram~706_combout ;
wire \RAM1|ram~403_q ;
wire \RAM1|ram~411feeder_combout ;
wire \RAM1|ram~709_combout ;
wire \RAM1|ram~710_combout ;
wire \RAM1|ram~411_q ;
wire \RAM1|ram~737_combout ;
wire \RAM1|ram~738_combout ;
wire \RAM1|ram~435_q ;
wire \RAM1|ram~741_combout ;
wire \RAM1|ram~742_combout ;
wire \RAM1|ram~443_q ;
wire \RAM1|ram~626_combout ;
wire \RAM1|ram~630_combout ;
wire \RAM1|ram~807_combout ;
wire \RAM1|ram~808_combout ;
wire \RAM1|ram~131_q ;
wire \RAM1|ram~99feeder_combout ;
wire \RAM1|ram~775_combout ;
wire \RAM1|ram~776_combout ;
wire \RAM1|ram~99_q ;
wire \RAM1|ram~107feeder_combout ;
wire \RAM1|ram~779_combout ;
wire \RAM1|ram~780_combout ;
wire \RAM1|ram~107_q ;
wire \RAM1|ram~815_combout ;
wire \RAM1|ram~816_combout ;
wire \RAM1|ram~139_q ;
wire \RAM1|ram~614_combout ;
wire \RAM1|ram~695_combout ;
wire \RAM1|ram~696_combout ;
wire \RAM1|ram~19_q ;
wire \RAM1|ram~51feeder_combout ;
wire \RAM1|ram~727_combout ;
wire \RAM1|ram~728_combout ;
wire \RAM1|ram~51_q ;
wire \RAM1|ram~699_combout ;
wire \RAM1|ram~700_combout ;
wire \RAM1|ram~27_q ;
wire \RAM1|ram~731_combout ;
wire \RAM1|ram~732_combout ;
wire \RAM1|ram~59_q ;
wire \RAM1|ram~611_combout ;
wire \RAM1|ram~91feeder_combout ;
wire \RAM1|ram~715_combout ;
wire \RAM1|ram~716_combout ;
wire \RAM1|ram~91_q ;
wire \RAM1|ram~743_combout ;
wire \RAM1|ram~744_combout ;
wire \RAM1|ram~115_q ;
wire \RAM1|ram~711_combout ;
wire \RAM1|ram~712_combout ;
wire \RAM1|ram~83_q ;
wire \RAM1|ram~747_combout ;
wire \RAM1|ram~748_combout ;
wire \RAM1|ram~123_q ;
wire \RAM1|ram~613_combout ;
wire \RAM1|ram~759_combout ;
wire \RAM1|ram~760_combout ;
wire \RAM1|ram~35_q ;
wire \RAM1|ram~791_combout ;
wire \RAM1|ram~792_combout ;
wire \RAM1|ram~67_q ;
wire \RAM1|ram~43feeder_combout ;
wire \RAM1|ram~763_combout ;
wire \RAM1|ram~764_combout ;
wire \RAM1|ram~43_q ;
wire \RAM1|ram~799_combout ;
wire \RAM1|ram~800_combout ;
wire \RAM1|ram~75_q ;
wire \RAM1|ram~612_combout ;
wire \RAM1|ram~615_combout ;
wire \RAM1|ram~795_combout ;
wire \RAM1|ram~796_combout ;
wire \RAM1|ram~195_q ;
wire \RAM1|ram~735_combout ;
wire \RAM1|ram~736_combout ;
wire \RAM1|ram~179_q ;
wire \RAM1|ram~803_combout ;
wire \RAM1|ram~804_combout ;
wire \RAM1|ram~203_q ;
wire \RAM1|ram~739_combout ;
wire \RAM1|ram~740_combout ;
wire \RAM1|ram~187_q ;
wire \RAM1|ram~622_combout ;
wire \RAM1|ram~243feeder_combout ;
wire \RAM1|ram~751_combout ;
wire \RAM1|ram~752_combout ;
wire \RAM1|ram~243_q ;
wire \RAM1|ram~251feeder_combout ;
wire \RAM1|ram~755_combout ;
wire \RAM1|ram~756_combout ;
wire \RAM1|ram~251_q ;
wire \RAM1|ram~811_combout ;
wire \RAM1|ram~812_combout ;
wire \RAM1|ram~259_q ;
wire \RAM1|ram~819_combout ;
wire \RAM1|ram~820_combout ;
wire \RAM1|ram~267_q ;
wire \RAM1|ram~624_combout ;
wire \RAM1|ram~155feeder_combout ;
wire \RAM1|ram~707_combout ;
wire \RAM1|ram~708_combout ;
wire \RAM1|ram~155_q ;
wire \RAM1|ram~767_combout ;
wire \RAM1|ram~768_combout ;
wire \RAM1|ram~163_q ;
wire \RAM1|ram~147feeder_combout ;
wire \RAM1|ram~703_combout ;
wire \RAM1|ram~704_combout ;
wire \RAM1|ram~147_q ;
wire \RAM1|ram~771_combout ;
wire \RAM1|ram~772_combout ;
wire \RAM1|ram~171_q ;
wire \RAM1|ram~621_combout ;
wire \RAM1|ram~719_combout ;
wire \RAM1|ram~720_combout ;
wire \RAM1|ram~211_q ;
wire \RAM1|ram~783_combout ;
wire \RAM1|ram~784_combout ;
wire \RAM1|ram~227_q ;
wire \RAM1|ram~723_combout ;
wire \RAM1|ram~724_combout ;
wire \RAM1|ram~219_q ;
wire \RAM1|ram~787_combout ;
wire \RAM1|ram~788_combout ;
wire \RAM1|ram~235_q ;
wire \RAM1|ram~623_combout ;
wire \RAM1|ram~625_combout ;
wire \RAM1|ram~631_combout ;
wire \dadoLido_DadoIN[4]~5_combout ;
wire \SW[3]~input_o ;
wire \ROM1|memROM~29_combout ;
wire \SW[2]~input_o ;
wire \ROM1|memROM~28_combout ;
wire \SW[1]~input_o ;
wire \RAM1|ram~480_q ;
wire \RAM1|ram~512_q ;
wire \RAM1|ram~224_q ;
wire \RAM1|ram~256_q ;
wire \RAM1|ram~561_combout ;
wire \RAM1|ram~400_q ;
wire \RAM1|ram~176_q ;
wire \RAM1|ram~144feeder_combout ;
wire \RAM1|ram~144_q ;
wire \RAM1|ram~432_q ;
wire \RAM1|ram~558_combout ;
wire \RAM1|ram~416feeder_combout ;
wire \RAM1|ram~416_q ;
wire \RAM1|ram~448_q ;
wire \RAM1|ram~160_q ;
wire \RAM1|ram~192_q ;
wire \RAM1|ram~559_combout ;
wire \RAM1|ram~240_q ;
wire \RAM1|ram~208_q ;
wire \RAM1|ram~464_q ;
wire \RAM1|ram~496_q ;
wire \RAM1|ram~560_combout ;
wire \RAM1|ram~562_combout ;
wire \RAM1|ram~248_q ;
wire \RAM1|ram~264_q ;
wire \RAM1|ram~504_q ;
wire \RAM1|ram~520_q ;
wire \RAM1|ram~566_combout ;
wire \RAM1|ram~200_q ;
wire \RAM1|ram~440_q ;
wire \RAM1|ram~184feeder_combout ;
wire \RAM1|ram~184_q ;
wire \RAM1|ram~456_q ;
wire \RAM1|ram~564_combout ;
wire \RAM1|ram~216_q ;
wire \RAM1|ram~232feeder_combout ;
wire \RAM1|ram~232_q ;
wire \RAM1|ram~472_q ;
wire \RAM1|ram~488_q ;
wire \RAM1|ram~565_combout ;
wire \RAM1|ram~424_q ;
wire \RAM1|ram~152_q ;
wire \RAM1|ram~168feeder_combout ;
wire \RAM1|ram~168_q ;
wire \RAM1|ram~408_q ;
wire \RAM1|ram~563_combout ;
wire \RAM1|ram~567_combout ;
wire \RAM1|ram~304_q ;
wire \RAM1|ram~64_q ;
wire \RAM1|ram~320feeder_combout ;
wire \RAM1|ram~320_q ;
wire \RAM1|ram~48feeder_combout ;
wire \RAM1|ram~48_q ;
wire \RAM1|ram~549_combout ;
wire \RAM1|ram~112_q ;
wire \RAM1|ram~128feeder_combout ;
wire \RAM1|ram~128_q ;
wire \RAM1|ram~368feeder_combout ;
wire \RAM1|ram~368_q ;
wire \RAM1|ram~384_q ;
wire \RAM1|ram~551_combout ;
wire \RAM1|ram~336_q ;
wire \RAM1|ram~80_q ;
wire \RAM1|ram~352_q ;
wire \RAM1|ram~96_q ;
wire \RAM1|ram~550_combout ;
wire \RAM1|ram~32_q ;
wire \RAM1|ram~16_q ;
wire \RAM1|ram~272_q ;
wire \RAM1|ram~288_q ;
wire \RAM1|ram~548_combout ;
wire \RAM1|ram~552_combout ;
wire \RAM1|ram~88_q ;
wire \RAM1|ram~344_q ;
wire \RAM1|ram~24_q ;
wire \RAM1|ram~280feeder_combout ;
wire \RAM1|ram~280_q ;
wire \RAM1|ram~553_combout ;
wire \RAM1|ram~72feeder_combout ;
wire \RAM1|ram~72_q ;
wire \RAM1|ram~328feeder_combout ;
wire \RAM1|ram~328_q ;
wire \RAM1|ram~392_q ;
wire \RAM1|ram~136_q ;
wire \RAM1|ram~556_combout ;
wire \RAM1|ram~376_q ;
wire \RAM1|ram~312feeder_combout ;
wire \RAM1|ram~312_q ;
wire \RAM1|ram~56_q ;
wire \RAM1|ram~120_q ;
wire \RAM1|ram~554_combout ;
wire \RAM1|ram~296_q ;
wire \RAM1|ram~360_q ;
wire \RAM1|ram~40feeder_combout ;
wire \RAM1|ram~40_q ;
wire \RAM1|ram~104_q ;
wire \RAM1|ram~555_combout ;
wire \RAM1|ram~557_combout ;
wire \RAM1|ram~568_combout ;
wire \dadoLido_DadoIN[1]~2_combout ;
wire \SW[0]~input_o ;
wire \RAM1|ram~359_q ;
wire \RAM1|ram~351feeder_combout ;
wire \RAM1|ram~351_q ;
wire \RAM1|ram~103feeder_combout ;
wire \RAM1|ram~103_q ;
wire \RAM1|ram~95feeder_combout ;
wire \RAM1|ram~95_q ;
wire \RAM1|ram~539_combout ;
wire \RAM1|ram~487_q ;
wire \RAM1|ram~479_q ;
wire \RAM1|ram~223_q ;
wire \RAM1|ram~231_q ;
wire \RAM1|ram~540_combout ;
wire \RAM1|ram~423_q ;
wire \RAM1|ram~167_q ;
wire \RAM1|ram~159feeder_combout ;
wire \RAM1|ram~159_q ;
wire \RAM1|ram~415_q ;
wire \RAM1|ram~538_combout ;
wire \RAM1|ram~31_q ;
wire \RAM1|ram~39_q ;
wire \RAM1|ram~295_q ;
wire \RAM1|ram~287_q ;
wire \RAM1|ram~537_combout ;
wire \RAM1|ram~541_combout ;
wire \RAM1|ram~407_q ;
wire \RAM1|ram~143_q ;
wire \RAM1|ram~151_q ;
wire \RAM1|ram~399_q ;
wire \RAM1|ram~528_combout ;
wire \RAM1|ram~335_q ;
wire \RAM1|ram~87_q ;
wire \RAM1|ram~343_q ;
wire \RAM1|ram~79feeder_combout ;
wire \RAM1|ram~79_q ;
wire \RAM1|ram~529_combout ;
wire \RAM1|ram~271_q ;
wire \RAM1|ram~279feeder_combout ;
wire \RAM1|ram~279_q ;
wire \RAM1|ram~23feeder_combout ;
wire \RAM1|ram~23_q ;
wire \RAM1|ram~15_q ;
wire \RAM1|ram~527_combout ;
wire \RAM1|ram~471_q ;
wire \RAM1|ram~207feeder_combout ;
wire \RAM1|ram~207_q ;
wire \RAM1|ram~215_q ;
wire \RAM1|ram~463_q ;
wire \RAM1|ram~530_combout ;
wire \RAM1|ram~531_combout ;
wire \RAM1|ram~519_q ;
wire \RAM1|ram~391_q ;
wire \RAM1|ram~263_q ;
wire \RAM1|ram~135feeder_combout ;
wire \RAM1|ram~135_q ;
wire \RAM1|ram~545_combout ;
wire \RAM1|ram~327feeder_combout ;
wire \RAM1|ram~327_q ;
wire \RAM1|ram~71feeder_combout ;
wire \RAM1|ram~71_q ;
wire \RAM1|ram~455_q ;
wire \RAM1|ram~199_q ;
wire \RAM1|ram~543_combout ;
wire \RAM1|ram~127feeder_combout ;
wire \RAM1|ram~127_q ;
wire \RAM1|ram~383_q ;
wire \RAM1|ram~511_q ;
wire \RAM1|ram~255_q ;
wire \RAM1|ram~544_combout ;
wire \RAM1|ram~63_q ;
wire \RAM1|ram~447_q ;
wire \RAM1|ram~191_q ;
wire \RAM1|ram~319_q ;
wire \RAM1|ram~542_combout ;
wire \RAM1|ram~546_combout ;
wire \RAM1|ram~239feeder_combout ;
wire \RAM1|ram~239_q ;
wire \RAM1|ram~503_q ;
wire \RAM1|ram~495feeder_combout ;
wire \RAM1|ram~495_q ;
wire \RAM1|ram~247_q ;
wire \RAM1|ram~535_combout ;
wire \RAM1|ram~311feeder_combout ;
wire \RAM1|ram~311_q ;
wire \RAM1|ram~303_q ;
wire \RAM1|ram~55feeder_combout ;
wire \RAM1|ram~55_q ;
wire \RAM1|ram~47feeder_combout ;
wire \RAM1|ram~47_q ;
wire \RAM1|ram~532_combout ;
wire \RAM1|ram~183feeder_combout ;
wire \RAM1|ram~183_q ;
wire \RAM1|ram~439_q ;
wire \RAM1|ram~175_q ;
wire \RAM1|ram~431_q ;
wire \RAM1|ram~533_combout ;
wire \RAM1|ram~111_q ;
wire \RAM1|ram~367_q ;
wire \RAM1|ram~375_q ;
wire \RAM1|ram~119_q ;
wire \RAM1|ram~534_combout ;
wire \RAM1|ram~536_combout ;
wire \RAM1|ram~547_combout ;
wire \FPGA_RESET_N~input_o ;
wire \ROM1|memROM~13_combout ;
wire \dadoLido_DadoIN[0]~13_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \dadoLido_DadoIN[0]~12_combout ;
wire \KEY[2]~input_o ;
wire \KEY[0]~input_o ;
wire \detector_KEY0|saidaQ~0_combout ;
wire \detector_KEY0|saidaQ~q ;
wire \detector_KEY0|saida~combout ;
wire \FF_KEY0|DOUT~feeder_combout ;
wire \ROM1|memROM~5_combout ;
wire \comb~12_combout ;
wire \comb~13_combout ;
wire \comb~14_combout ;
wire \FF_KEY0|DOUT~q ;
wire \KEY[3]~input_o ;
wire \KEY[1]~input_o ;
wire \detector_KEY1|saidaQ~0_combout ;
wire \detector_KEY1|saidaQ~q ;
wire \detector_KEY1|saida~combout ;
wire \FF_KEY1|DOUT~feeder_combout ;
wire \comb~15_combout ;
wire \FF_KEY1|DOUT~q ;
wire \dadoLido_DadoIN[0]~11_combout ;
wire \dadoLido_DadoIN[0]~0_combout ;
wire \dadoLido_DadoIN[0]~1_combout ;
wire \CPU|ULA1|Add0~2 ;
wire \CPU|ULA1|Add0~5_sumout ;
wire \CPU|Decodificador|saida[4]~1_combout ;
wire \ROM1|memROM~27_combout ;
wire \CPU|ULA1|Add1~34_cout ;
wire \CPU|ULA1|Add1~2 ;
wire \CPU|ULA1|Add1~5_sumout ;
wire \CPU|ULA1|saida[1]~1_combout ;
wire \CPU|Decodificador|saida[3]~2_combout ;
wire \CPU|Decodificador|saida[5]~3_combout ;
wire \CPU|ULA1|Add0~6 ;
wire \CPU|ULA1|Add0~9_sumout ;
wire \CPU|ULA1|Add1~6 ;
wire \CPU|ULA1|Add1~9_sumout ;
wire \CPU|ULA1|saida[2]~2_combout ;
wire \RAM1|ram~105_q ;
wire \RAM1|ram~89_q ;
wire \RAM1|ram~121_q ;
wire \RAM1|ram~137_q ;
wire \RAM1|ram~581_combout ;
wire \RAM1|ram~233feeder_combout ;
wire \RAM1|ram~233_q ;
wire \RAM1|ram~217feeder_combout ;
wire \RAM1|ram~217_q ;
wire \RAM1|ram~249feeder_combout ;
wire \RAM1|ram~249_q ;
wire \RAM1|ram~265_q ;
wire \RAM1|ram~582_combout ;
wire \RAM1|ram~153_q ;
wire \RAM1|ram~169feeder_combout ;
wire \RAM1|ram~169_q ;
wire \RAM1|ram~201_q ;
wire \RAM1|ram~185_q ;
wire \RAM1|ram~580_combout ;
wire \RAM1|ram~57_q ;
wire \RAM1|ram~25_q ;
wire \RAM1|ram~41_q ;
wire \RAM1|ram~73_q ;
wire \RAM1|ram~579_combout ;
wire \RAM1|ram~583_combout ;
wire \RAM1|ram~489_q ;
wire \RAM1|ram~297_q ;
wire \RAM1|ram~361_q ;
wire \RAM1|ram~425_q ;
wire \RAM1|ram~586_combout ;
wire \RAM1|ram~457feeder_combout ;
wire \RAM1|ram~457_q ;
wire \RAM1|ram~329_q ;
wire \RAM1|ram~393_q ;
wire \RAM1|ram~521feeder_combout ;
wire \RAM1|ram~521_q ;
wire \RAM1|ram~587_combout ;
wire \RAM1|ram~313_q ;
wire \RAM1|ram~505_q ;
wire \RAM1|ram~377feeder_combout ;
wire \RAM1|ram~377_q ;
wire \RAM1|ram~441_q ;
wire \RAM1|ram~585_combout ;
wire \RAM1|ram~409_q ;
wire \RAM1|ram~473feeder_combout ;
wire \RAM1|ram~473_q ;
wire \RAM1|ram~281feeder_combout ;
wire \RAM1|ram~281_q ;
wire \RAM1|ram~345_q ;
wire \RAM1|ram~584_combout ;
wire \RAM1|ram~588_combout ;
wire \RAM1|ram~417_q ;
wire \RAM1|ram~401_q ;
wire \RAM1|ram~465_q ;
wire \RAM1|ram~481_q ;
wire \RAM1|ram~576_combout ;
wire \RAM1|ram~273feeder_combout ;
wire \RAM1|ram~273_q ;
wire \RAM1|ram~337_q ;
wire \RAM1|ram~289_q ;
wire \RAM1|ram~353_q ;
wire \RAM1|ram~574_combout ;
wire \RAM1|ram~449_q ;
wire \RAM1|ram~433_q ;
wire \RAM1|ram~497feeder_combout ;
wire \RAM1|ram~497_q ;
wire \RAM1|ram~513_q ;
wire \RAM1|ram~577_combout ;
wire \RAM1|ram~369_q ;
wire \RAM1|ram~305_q ;
wire \RAM1|ram~321_q ;
wire \RAM1|ram~385_q ;
wire \RAM1|ram~575_combout ;
wire \RAM1|ram~578_combout ;
wire \RAM1|ram~177_q ;
wire \RAM1|ram~161_q ;
wire \RAM1|ram~145_q ;
wire \RAM1|ram~193_q ;
wire \RAM1|ram~570_combout ;
wire \RAM1|ram~49feeder_combout ;
wire \RAM1|ram~49_q ;
wire \RAM1|ram~33_q ;
wire \RAM1|ram~17_q ;
wire \RAM1|ram~65_q ;
wire \RAM1|ram~569_combout ;
wire \RAM1|ram~209_q ;
wire \RAM1|ram~257_q ;
wire \RAM1|ram~241_q ;
wire \RAM1|ram~225_q ;
wire \RAM1|ram~572_combout ;
wire \RAM1|ram~129_q ;
wire \RAM1|ram~97feeder_combout ;
wire \RAM1|ram~97_q ;
wire \RAM1|ram~81_q ;
wire \RAM1|ram~113_q ;
wire \RAM1|ram~571_combout ;
wire \RAM1|ram~573_combout ;
wire \RAM1|ram~589_combout ;
wire \dadoLido_DadoIN[2]~3_combout ;
wire \CPU|ULA1|Add0~10 ;
wire \CPU|ULA1|Add0~13_sumout ;
wire \CPU|ULA1|Add1~10 ;
wire \CPU|ULA1|Add1~13_sumout ;
wire \CPU|ULA1|saida[3]~3_combout ;
wire \RAM1|ram~250_q ;
wire \RAM1|ram~378_q ;
wire \RAM1|ram~122feeder_combout ;
wire \RAM1|ram~122_q ;
wire \RAM1|ram~506_q ;
wire \RAM1|ram~603_combout ;
wire \RAM1|ram~306_q ;
wire \RAM1|ram~178_q ;
wire \RAM1|ram~50feeder_combout ;
wire \RAM1|ram~50_q ;
wire \RAM1|ram~434_q ;
wire \RAM1|ram~600_combout ;
wire \RAM1|ram~498_q ;
wire \RAM1|ram~114feeder_combout ;
wire \RAM1|ram~114_q ;
wire \RAM1|ram~242feeder_combout ;
wire \RAM1|ram~242_q ;
wire \RAM1|ram~370feeder_combout ;
wire \RAM1|ram~370_q ;
wire \RAM1|ram~602_combout ;
wire \RAM1|ram~186_q ;
wire \RAM1|ram~58_q ;
wire \RAM1|ram~442_q ;
wire \RAM1|ram~314_q ;
wire \RAM1|ram~601_combout ;
wire \RAM1|ram~604_combout ;
wire \RAM1|ram~162feeder_combout ;
wire \RAM1|ram~162_q ;
wire \RAM1|ram~34_q ;
wire \RAM1|ram~290_q ;
wire \RAM1|ram~418_q ;
wire \RAM1|ram~595_combout ;
wire \RAM1|ram~106_q ;
wire \RAM1|ram~490_q ;
wire \RAM1|ram~234feeder_combout ;
wire \RAM1|ram~234_q ;
wire \RAM1|ram~362_q ;
wire \RAM1|ram~598_combout ;
wire \RAM1|ram~298_q ;
wire \RAM1|ram~170_q ;
wire \RAM1|ram~42_q ;
wire \RAM1|ram~426_q ;
wire \RAM1|ram~596_combout ;
wire \RAM1|ram~98feeder_combout ;
wire \RAM1|ram~98_q ;
wire \RAM1|ram~226_q ;
wire \RAM1|ram~482_q ;
wire \RAM1|ram~354feeder_combout ;
wire \RAM1|ram~354_q ;
wire \RAM1|ram~597_combout ;
wire \RAM1|ram~599_combout ;
wire \RAM1|ram~26_q ;
wire \RAM1|ram~282feeder_combout ;
wire \RAM1|ram~282_q ;
wire \RAM1|ram~410_q ;
wire \RAM1|ram~154_q ;
wire \RAM1|ram~591_combout ;
wire \RAM1|ram~338feeder_combout ;
wire \RAM1|ram~338_q ;
wire \RAM1|ram~210feeder_combout ;
wire \RAM1|ram~210_q ;
wire \RAM1|ram~82_q ;
wire \RAM1|ram~466_q ;
wire \RAM1|ram~592_combout ;
wire \RAM1|ram~18feeder_combout ;
wire \RAM1|ram~18_q ;
wire \RAM1|ram~402_q ;
wire \RAM1|ram~274feeder_combout ;
wire \RAM1|ram~274_q ;
wire \RAM1|ram~146_q ;
wire \RAM1|ram~590_combout ;
wire \RAM1|ram~90_q ;
wire \RAM1|ram~218_q ;
wire \RAM1|ram~346_q ;
wire \RAM1|ram~474_q ;
wire \RAM1|ram~593_combout ;
wire \RAM1|ram~594_combout ;
wire \RAM1|ram~258feeder_combout ;
wire \RAM1|ram~258_q ;
wire \RAM1|ram~266_q ;
wire \RAM1|ram~522feeder_combout ;
wire \RAM1|ram~522_q ;
wire \RAM1|ram~514_q ;
wire \RAM1|ram~608_combout ;
wire \RAM1|ram~202feeder_combout ;
wire \RAM1|ram~202_q ;
wire \RAM1|ram~450_q ;
wire \RAM1|ram~194_q ;
wire \RAM1|ram~458_q ;
wire \RAM1|ram~606_combout ;
wire \RAM1|ram~394_q ;
wire \RAM1|ram~130_q ;
wire \RAM1|ram~138_q ;
wire \RAM1|ram~386_q ;
wire \RAM1|ram~607_combout ;
wire \RAM1|ram~322_q ;
wire \RAM1|ram~330feeder_combout ;
wire \RAM1|ram~330_q ;
wire \RAM1|ram~74feeder_combout ;
wire \RAM1|ram~74_q ;
wire \RAM1|ram~66_q ;
wire \RAM1|ram~605_combout ;
wire \RAM1|ram~609_combout ;
wire \RAM1|ram~610_combout ;
wire \dadoLido_DadoIN[3]~4_combout ;
wire \CPU|ULA1|Add0~14 ;
wire \CPU|ULA1|Add0~17_sumout ;
wire \CPU|ULA1|Add1~14 ;
wire \CPU|ULA1|Add1~17_sumout ;
wire \CPU|ULA1|saida[4]~4_combout ;
wire \CPU|ULA1|Add0~18 ;
wire \CPU|ULA1|Add0~21_sumout ;
wire \CPU|ULA1|saida[5]~5_combout ;
wire \RAM1|ram~380_q ;
wire \RAM1|ram~476_q ;
wire \RAM1|ram~348feeder_combout ;
wire \RAM1|ram~348_q ;
wire \RAM1|ram~508_q ;
wire \RAM1|ram~649_combout ;
wire \RAM1|ram~412feeder_combout ;
wire \RAM1|ram~412_q ;
wire \RAM1|ram~284feeder_combout ;
wire \RAM1|ram~284_q ;
wire \RAM1|ram~444_q ;
wire \RAM1|ram~316_q ;
wire \RAM1|ram~647_combout ;
wire \RAM1|ram~524_q ;
wire \RAM1|ram~396feeder_combout ;
wire \RAM1|ram~396_q ;
wire \RAM1|ram~492_q ;
wire \RAM1|ram~364_q ;
wire \RAM1|ram~650_combout ;
wire \RAM1|ram~332_q ;
wire \RAM1|ram~460_q ;
wire \RAM1|ram~300_q ;
wire \RAM1|ram~428_q ;
wire \RAM1|ram~648_combout ;
wire \RAM1|ram~651_combout ;
wire \RAM1|ram~404_q ;
wire \RAM1|ram~468_q ;
wire \RAM1|ram~500_q ;
wire \RAM1|ram~436_q ;
wire \RAM1|ram~638_combout ;
wire \RAM1|ram~484feeder_combout ;
wire \RAM1|ram~484_q ;
wire \RAM1|ram~516_q ;
wire \RAM1|ram~452_q ;
wire \RAM1|ram~420_q ;
wire \RAM1|ram~640_combout ;
wire \RAM1|ram~324feeder_combout ;
wire \RAM1|ram~324_q ;
wire \RAM1|ram~388_q ;
wire \RAM1|ram~292_q ;
wire \RAM1|ram~356_q ;
wire \RAM1|ram~639_combout ;
wire \RAM1|ram~372_q ;
wire \RAM1|ram~308_q ;
wire \RAM1|ram~340feeder_combout ;
wire \RAM1|ram~340_q ;
wire \RAM1|ram~276_q ;
wire \RAM1|ram~637_combout ;
wire \RAM1|ram~641_combout ;
wire \RAM1|ram~252_q ;
wire \RAM1|ram~236_q ;
wire \RAM1|ram~268_q ;
wire \RAM1|ram~220_q ;
wire \RAM1|ram~645_combout ;
wire \RAM1|ram~204_q ;
wire \RAM1|ram~188_q ;
wire \RAM1|ram~172_q ;
wire \RAM1|ram~156_q ;
wire \RAM1|ram~643_combout ;
wire \RAM1|ram~124_q ;
wire \RAM1|ram~108_q ;
wire \RAM1|ram~92feeder_combout ;
wire \RAM1|ram~92_q ;
wire \RAM1|ram~140_q ;
wire \RAM1|ram~644_combout ;
wire \RAM1|ram~76_q ;
wire \RAM1|ram~44feeder_combout ;
wire \RAM1|ram~44_q ;
wire \RAM1|ram~28feeder_combout ;
wire \RAM1|ram~28_q ;
wire \RAM1|ram~60_q ;
wire \RAM1|ram~642_combout ;
wire \RAM1|ram~646_combout ;
wire \RAM1|ram~196_q ;
wire \RAM1|ram~148feeder_combout ;
wire \RAM1|ram~148_q ;
wire \RAM1|ram~164feeder_combout ;
wire \RAM1|ram~164_q ;
wire \RAM1|ram~180_q ;
wire \RAM1|ram~633_combout ;
wire \RAM1|ram~116feeder_combout ;
wire \RAM1|ram~116_q ;
wire \RAM1|ram~84feeder_combout ;
wire \RAM1|ram~84_q ;
wire \RAM1|ram~132_q ;
wire \RAM1|ram~100_q ;
wire \RAM1|ram~634_combout ;
wire \RAM1|ram~212_q ;
wire \RAM1|ram~228feeder_combout ;
wire \RAM1|ram~228_q ;
wire \RAM1|ram~244_q ;
wire \RAM1|ram~260_q ;
wire \RAM1|ram~635_combout ;
wire \RAM1|ram~20_q ;
wire \RAM1|ram~52feeder_combout ;
wire \RAM1|ram~52_q ;
wire \RAM1|ram~36feeder_combout ;
wire \RAM1|ram~36_q ;
wire \RAM1|ram~68_q ;
wire \RAM1|ram~632_combout ;
wire \RAM1|ram~636_combout ;
wire \RAM1|ram~652_combout ;
wire \dadoLido_DadoIN[5]~6_combout ;
wire \ROM1|memROM~33_combout ;
wire \CPU|ULA1|Add1~18 ;
wire \CPU|ULA1|Add1~21_sumout ;
wire \CPU|HAB_FLAG|DOUT~1_combout ;
wire \CPU|ULA1|Add1~1_sumout ;
wire \CPU|HAB_FLAG|DOUT~2_combout ;
wire \SW[7]~input_o ;
wire \dadoLido_DadoIN[7]~9_combout ;
wire \dadoLido_DadoIN[7]~8_combout ;
wire \SW[6]~input_o ;
wire \RAM1|ram~493_q ;
wire \RAM1|ram~413_q ;
wire \RAM1|ram~429_q ;
wire \RAM1|ram~477_q ;
wire \RAM1|ram~661_combout ;
wire \RAM1|ram~277_q ;
wire \RAM1|ram~341_q ;
wire \RAM1|ram~293_q ;
wire \RAM1|ram~357_q ;
wire \RAM1|ram~658_combout ;
wire \RAM1|ram~485_q ;
wire \RAM1|ram~469_q ;
wire \RAM1|ram~405_q ;
wire \RAM1|ram~421_q ;
wire \RAM1|ram~660_combout ;
wire \RAM1|ram~285_q ;
wire \RAM1|ram~301_q ;
wire \RAM1|ram~365_q ;
wire \RAM1|ram~349_q ;
wire \RAM1|ram~659_combout ;
wire \RAM1|ram~662_combout ;
wire \RAM1|ram~509_q ;
wire \RAM1|ram~525_q ;
wire \RAM1|ram~381_q ;
wire \RAM1|ram~397_q ;
wire \RAM1|ram~671_combout ;
wire \RAM1|ram~501_q ;
wire \RAM1|ram~373_q ;
wire \RAM1|ram~517_q ;
wire \RAM1|ram~389_q ;
wire \RAM1|ram~670_combout ;
wire \RAM1|ram~437_q ;
wire \RAM1|ram~325_q ;
wire \RAM1|ram~453_q ;
wire \RAM1|ram~309_q ;
wire \RAM1|ram~668_combout ;
wire \RAM1|ram~333_q ;
wire \RAM1|ram~445feeder_combout ;
wire \RAM1|ram~445_q ;
wire \RAM1|ram~317feeder_combout ;
wire \RAM1|ram~317_q ;
wire \RAM1|ram~461_q ;
wire \RAM1|ram~669_combout ;
wire \RAM1|ram~672_combout ;
wire \RAM1|ram~29_q ;
wire \RAM1|ram~93_q ;
wire \RAM1|ram~45_q ;
wire \RAM1|ram~109_q ;
wire \RAM1|ram~654_combout ;
wire \RAM1|ram~165_q ;
wire \RAM1|ram~149feeder_combout ;
wire \RAM1|ram~149_q ;
wire \RAM1|ram~213_q ;
wire \RAM1|ram~229_q ;
wire \RAM1|ram~655_combout ;
wire \RAM1|ram~37feeder_combout ;
wire \RAM1|ram~37_q ;
wire \RAM1|ram~85feeder_combout ;
wire \RAM1|ram~85_q ;
wire \RAM1|ram~21feeder_combout ;
wire \RAM1|ram~21_q ;
wire \RAM1|ram~101_q ;
wire \RAM1|ram~653_combout ;
wire \RAM1|ram~173_q ;
wire \RAM1|ram~221_q ;
wire \RAM1|ram~157_q ;
wire \RAM1|ram~237_q ;
wire \RAM1|ram~656_combout ;
wire \RAM1|ram~657_combout ;
wire \RAM1|ram~189_q ;
wire \RAM1|ram~197_q ;
wire \RAM1|ram~181_q ;
wire \RAM1|ram~205_q ;
wire \RAM1|ram~664_combout ;
wire \RAM1|ram~261feeder_combout ;
wire \RAM1|ram~261_q ;
wire \RAM1|ram~253_q ;
wire \RAM1|ram~269_q ;
wire \RAM1|ram~245feeder_combout ;
wire \RAM1|ram~245_q ;
wire \RAM1|ram~666_combout ;
wire \RAM1|ram~125feeder_combout ;
wire \RAM1|ram~125_q ;
wire \RAM1|ram~133feeder_combout ;
wire \RAM1|ram~133_q ;
wire \RAM1|ram~141feeder_combout ;
wire \RAM1|ram~141_q ;
wire \RAM1|ram~117_q ;
wire \RAM1|ram~665_combout ;
wire \RAM1|ram~53_q ;
wire \RAM1|ram~61_q ;
wire \RAM1|ram~69_q ;
wire \RAM1|ram~77_q ;
wire \RAM1|ram~663_combout ;
wire \RAM1|ram~667_combout ;
wire \RAM1|ram~673_combout ;
wire \dadoLido_DadoIN[6]~7_combout ;
wire \CPU|ULA1|Add0~22 ;
wire \CPU|ULA1|Add0~25_sumout ;
wire \ROM1|memROM~30_combout ;
wire \CPU|ULA1|Add1~22 ;
wire \CPU|ULA1|Add1~25_sumout ;
wire \CPU|ULA1|saida[6]~6_combout ;
wire \CPU|ULA1|Add0~26 ;
wire \CPU|ULA1|Add0~29_sumout ;
wire \CPU|ULA1|saida[7]~7_combout ;
wire \RAM1|ram~214_q ;
wire \RAM1|ram~118feeder_combout ;
wire \RAM1|ram~118_q ;
wire \RAM1|ram~86_q ;
wire \RAM1|ram~246_q ;
wire \RAM1|ram~676_combout ;
wire \RAM1|ram~222_q ;
wire \RAM1|ram~94_q ;
wire \RAM1|ram~254_q ;
wire \RAM1|ram~126_q ;
wire \RAM1|ram~677_combout ;
wire \RAM1|ram~158_q ;
wire \RAM1|ram~30_q ;
wire \RAM1|ram~190_q ;
wire \RAM1|ram~62_q ;
wire \RAM1|ram~675_combout ;
wire \RAM1|ram~150_q ;
wire \RAM1|ram~182_q ;
wire \RAM1|ram~22_q ;
wire \RAM1|ram~54_q ;
wire \RAM1|ram~674_combout ;
wire \RAM1|ram~678_combout ;
wire \RAM1|ram~262feeder_combout ;
wire \RAM1|ram~262_q ;
wire \RAM1|ram~142_q ;
wire \RAM1|ram~134feeder_combout ;
wire \RAM1|ram~134_q ;
wire \RAM1|ram~270_q ;
wire \RAM1|ram~682_combout ;
wire \RAM1|ram~78feeder_combout ;
wire \RAM1|ram~78_q ;
wire \RAM1|ram~70feeder_combout ;
wire \RAM1|ram~70_q ;
wire \RAM1|ram~198_q ;
wire \RAM1|ram~206_q ;
wire \RAM1|ram~680_combout ;
wire \RAM1|ram~166feeder_combout ;
wire \RAM1|ram~166_q ;
wire \RAM1|ram~38feeder_combout ;
wire \RAM1|ram~38_q ;
wire \RAM1|ram~174_q ;
wire \RAM1|ram~46_q ;
wire \RAM1|ram~679_combout ;
wire \RAM1|ram~102_q ;
wire \RAM1|ram~110_q ;
wire \RAM1|ram~230feeder_combout ;
wire \RAM1|ram~230_q ;
wire \RAM1|ram~238_q ;
wire \RAM1|ram~681_combout ;
wire \RAM1|ram~683_combout ;
wire \RAM1|ram~526_q ;
wire \RAM1|ram~518_q ;
wire \RAM1|ram~398_q ;
wire \RAM1|ram~390_q ;
wire \RAM1|ram~692_combout ;
wire \RAM1|ram~326_q ;
wire \RAM1|ram~454_q ;
wire \RAM1|ram~334_q ;
wire \RAM1|ram~462_q ;
wire \RAM1|ram~690_combout ;
wire \RAM1|ram~422_q ;
wire \RAM1|ram~294_q ;
wire \RAM1|ram~430_q ;
wire \RAM1|ram~302_q ;
wire \RAM1|ram~689_combout ;
wire \RAM1|ram~366feeder_combout ;
wire \RAM1|ram~366_q ;
wire \RAM1|ram~486_q ;
wire \RAM1|ram~358feeder_combout ;
wire \RAM1|ram~358_q ;
wire \RAM1|ram~494_q ;
wire \RAM1|ram~691_combout ;
wire \RAM1|ram~693_combout ;
wire \RAM1|ram~438_q ;
wire \RAM1|ram~470feeder_combout ;
wire \RAM1|ram~470_q ;
wire \RAM1|ram~406_q ;
wire \RAM1|ram~502_q ;
wire \RAM1|ram~686_combout ;
wire \RAM1|ram~374_q ;
wire \RAM1|ram~278feeder_combout ;
wire \RAM1|ram~278_q ;
wire \RAM1|ram~342feeder_combout ;
wire \RAM1|ram~342_q ;
wire \RAM1|ram~310_q ;
wire \RAM1|ram~684_combout ;
wire \RAM1|ram~446feeder_combout ;
wire \RAM1|ram~446_q ;
wire \RAM1|ram~414feeder_combout ;
wire \RAM1|ram~414_q ;
wire \RAM1|ram~478_q ;
wire \RAM1|ram~510_q ;
wire \RAM1|ram~687_combout ;
wire \RAM1|ram~318_q ;
wire \RAM1|ram~350_q ;
wire \RAM1|ram~286_q ;
wire \RAM1|ram~382_q ;
wire \RAM1|ram~685_combout ;
wire \RAM1|ram~688_combout ;
wire \RAM1|ram~694_combout ;
wire \dadoLido_DadoIN[7]~10_combout ;
wire \CPU|ULA1|Add1~26 ;
wire \CPU|ULA1|Add1~29_sumout ;
wire \CPU|HAB_FLAG|DOUT~0_combout ;
wire \CPU|HAB_FLAG|DOUT~q ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \CPU|MUX2|saida_MUX[6]~7_combout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \CPU|MUX2|Equal2~0_combout ;
wire \CPU|Logica_Desvio|Sel_MUX_PC~0_combout ;
wire \CPU|Decodificador|saida~5_combout ;
wire \CPU|MUX2|saida_MUX[0]~1_combout ;
wire \ROM1|memROM~26_combout ;
wire \CPU|MUX2|Equal2~1_combout ;
wire \CPU|MUX2|Equal2~2_combout ;
wire \CPU|incrementaPC|Add0~34 ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|MUX2|saida_MUX[8]~0_combout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~4_combout ;
wire \CPU|Decodificador|Equal6~0_combout ;
wire \CPU|ULA1|Add0~1_sumout ;
wire \CPU|ULA1|saida[0]~0_combout ;
wire \comb~0_combout ;
wire \comb~1_combout ;
wire \comb~2_combout ;
wire \Reg|DOUT[2]~feeder_combout ;
wire \Reg|DOUT[3]~feeder_combout ;
wire \Reg|DOUT[4]~feeder_combout ;
wire \FF2|DOUT~0_combout ;
wire \FF2|DOUT~q ;
wire \FF1|DOUT~0_combout ;
wire \FF1|DOUT~q ;
wire \comb~3_combout ;
wire \display_0|rascSaida7seg[0]~0_combout ;
wire \display_0|rascSaida7seg[1]~1_combout ;
wire \display_0|rascSaida7seg[2]~2_combout ;
wire \display_0|rascSaida7seg[3]~3_combout ;
wire \display_0|rascSaida7seg[4]~4_combout ;
wire \display_0|rascSaida7seg[5]~5_combout ;
wire \display_0|rascSaida7seg[6]~6_combout ;
wire \comb~4_combout ;
wire \display_1|rascSaida7seg[0]~0_combout ;
wire \display_1|rascSaida7seg[1]~1_combout ;
wire \display_1|rascSaida7seg[2]~2_combout ;
wire \display_1|rascSaida7seg[3]~3_combout ;
wire \display_1|rascSaida7seg[4]~4_combout ;
wire \display_1|rascSaida7seg[5]~5_combout ;
wire \display_1|rascSaida7seg[6]~6_combout ;
wire \comb~5_combout ;
wire \Reg3|DOUT[3]~feeder_combout ;
wire \Reg3|DOUT[2]~feeder_combout ;
wire \display_2|rascSaida7seg[0]~0_combout ;
wire \display_2|rascSaida7seg[1]~1_combout ;
wire \display_2|rascSaida7seg[2]~2_combout ;
wire \display_2|rascSaida7seg[3]~3_combout ;
wire \display_2|rascSaida7seg[4]~4_combout ;
wire \display_2|rascSaida7seg[5]~5_combout ;
wire \display_2|rascSaida7seg[6]~6_combout ;
wire \comb~6_combout ;
wire \display_3|rascSaida7seg[0]~0_combout ;
wire \display_3|rascSaida7seg[1]~1_combout ;
wire \display_3|rascSaida7seg[2]~2_combout ;
wire \display_3|rascSaida7seg[3]~3_combout ;
wire \display_3|rascSaida7seg[4]~4_combout ;
wire \display_3|rascSaida7seg[5]~5_combout ;
wire \display_3|rascSaida7seg[6]~6_combout ;
wire \comb~7_combout ;
wire \comb~8_combout ;
wire \display_4|rascSaida7seg[0]~0_combout ;
wire \display_4|rascSaida7seg[1]~1_combout ;
wire \display_4|rascSaida7seg[2]~2_combout ;
wire \display_4|rascSaida7seg[3]~3_combout ;
wire \display_4|rascSaida7seg[4]~4_combout ;
wire \display_4|rascSaida7seg[5]~5_combout ;
wire \display_4|rascSaida7seg[6]~6_combout ;
wire \comb~9_combout ;
wire \Reg6|DOUT[2]~feeder_combout ;
wire \Reg6|DOUT[3]~feeder_combout ;
wire \Reg6|DOUT[3]~DUPLICATE_q ;
wire \display_5|rascSaida7seg[0]~0_combout ;
wire \display_5|rascSaida7seg[1]~1_combout ;
wire \display_5|rascSaida7seg[2]~2_combout ;
wire \display_5|rascSaida7seg[3]~3_combout ;
wire \display_5|rascSaida7seg[4]~4_combout ;
wire \display_5|rascSaida7seg[5]~5_combout ;
wire \display_5|rascSaida7seg[6]~6_combout ;
wire [3:0] \Reg1|DOUT ;
wire [3:0] \Reg3|DOUT ;
wire [7:0] \Reg|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [7:0] \CPU|REGA|DOUT ;
wire [3:0] \Reg4|DOUT ;
wire [8:0] \CPU|REG_Retorno|DOUT ;
wire [1:0] \CPU|Logica_Desvio|Sel_MUX_PC ;
wire [3:0] \Reg2|DOUT ;
wire [3:0] \Reg5|DOUT ;
wire [3:0] \Reg6|DOUT ;


// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N2
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Reg|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Reg|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Reg|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Reg|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Reg|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Reg|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Reg|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Reg|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\FF2|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\FF1|DOUT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\display_0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\display_0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\display_0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\display_0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\display_0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\display_0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\display_0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\display_1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\display_1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\display_1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\display_1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\display_1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\display_1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\display_1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\display_2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\display_2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\display_2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\display_2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\display_2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\display_2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\display_2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\display_3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\display_3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\display_3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\display_3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\display_3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\display_3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\display_3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\display_4|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\display_4|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\display_4|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\display_4|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\display_4|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\display_4|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\display_4|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\display_5|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\display_5|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\display_5|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\display_5|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\display_5|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\display_5|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\display_5|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X31_Y5_N1
dffeas \CPU|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N46
dffeas \CPU|REG_Retorno|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N37
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \ROM1|memROM~31 (
// Equation(s):
// \ROM1|memROM~31_combout  = ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & !\CPU|PC|DOUT [7]))) ) ) # ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ 
// (((!\CPU|PC|DOUT[5]~DUPLICATE_q ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))))) ) )

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~31 .extended_lut = "off";
defparam \ROM1|memROM~31 .lut_mask = 64'h6300630080008000;
defparam \ROM1|memROM~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( !\CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (\ROM1|memROM~31_combout  & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT [1]),
	.datab(!\ROM1|memROM~31_combout ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h1020000000000000;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[5]~2 (
// Equation(s):
// \CPU|MUX2|saida_MUX[5]~2_combout  = ( \ROM1|memROM~12_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~9_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (((\CPU|REG_Retorno|DOUT [5])) # (\CPU|Logica_Desvio|Sel_MUX_PC [0]))) ) ) # ( 
// !\ROM1|memROM~12_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~9_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\CPU|REG_Retorno|DOUT [5]))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\CPU|REG_Retorno|DOUT [5]),
	.datad(!\CPU|incrementaPC|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[5]~2 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[5]~2 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|MUX2|saida_MUX[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \CPU|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))
// \CPU|incrementaPC|Add0~34  = CARRY(( \CPU|PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(\CPU|incrementaPC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N53
dffeas \CPU|REG_Retorno|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h00000000C000C000;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \ROM1|memROM~21 (
// Equation(s):
// \ROM1|memROM~21_combout  = (\ROM1|memROM~11_combout  & \ROM1|memROM~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~11_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~21 .extended_lut = "off";
defparam \ROM1|memROM~21 .lut_mask = 64'h000F000F000F000F;
defparam \ROM1|memROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[7]~8 (
// Equation(s):
// \CPU|MUX2|saida_MUX[7]~8_combout  = ( \ROM1|memROM~21_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~33_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (((\CPU|REG_Retorno|DOUT [7])) # (\CPU|Logica_Desvio|Sel_MUX_PC [0]))) ) ) # ( 
// !\ROM1|memROM~21_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~33_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\CPU|REG_Retorno|DOUT [7])))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\CPU|incrementaPC|Add0~33_sumout ),
	.datad(!\CPU|REG_Retorno|DOUT [7]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[7]~8 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[7]~8 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \CPU|MUX2|saida_MUX[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N19
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [7]))) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [6]),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \ROM1|memROM~16 (
// Equation(s):
// \ROM1|memROM~16_combout  = ( \CPU|PC|DOUT [1] & ( !\CPU|PC|DOUT[5]~DUPLICATE_q  $ (\CPU|PC|DOUT[0]~DUPLICATE_q ) ) ) # ( !\CPU|PC|DOUT [1] & ( \CPU|PC|DOUT[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~16 .extended_lut = "off";
defparam \ROM1|memROM~16 .lut_mask = 64'h33333333C3C3C3C3;
defparam \ROM1|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \ROM1|memROM~17 (
// Equation(s):
// \ROM1|memROM~17_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & \CPU|PC|DOUT [3])) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT[5]~DUPLICATE_q  & 
// !\CPU|PC|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~17 .extended_lut = "off";
defparam \ROM1|memROM~17 .lut_mask = 64'h0300030000C000C0;
defparam \ROM1|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \ROM1|memROM~18 (
// Equation(s):
// \ROM1|memROM~18_combout  = ( \CPU|PC|DOUT [1] & ( \ROM1|memROM~17_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~16_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT [1] & ( \ROM1|memROM~17_combout  & ( 
// (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (((\ROM1|memROM~15_combout  & \ROM1|memROM~16_combout )) # (\ROM1|memROM~1_combout ))) ) ) ) # ( \CPU|PC|DOUT [1] & ( !\ROM1|memROM~17_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~16_combout  & 
// !\CPU|PC|DOUT[8]~DUPLICATE_q )) ) ) ) # ( !\CPU|PC|DOUT [1] & ( !\ROM1|memROM~17_combout  & ( (\ROM1|memROM~15_combout  & (\ROM1|memROM~16_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q )) ) ) )

	.dataa(!\ROM1|memROM~15_combout ),
	.datab(!\ROM1|memROM~16_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT [1]),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~18 .extended_lut = "off";
defparam \ROM1|memROM~18 .lut_mask = 64'h110011001F001100;
defparam \ROM1|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N35
dffeas \CPU|REG_Retorno|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[1]~5 (
// Equation(s):
// \CPU|MUX2|saida_MUX[1]~5_combout  = ( \CPU|incrementaPC|Add0~21_sumout  & ( (!\CPU|MUX2|Equal2~2_combout ) # ((!\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\CPU|REG_Retorno|DOUT [1]))) # (\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\ROM1|memROM~18_combout ))) ) ) # ( 
// !\CPU|incrementaPC|Add0~21_sumout  & ( (\CPU|MUX2|Equal2~2_combout  & ((!\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\CPU|REG_Retorno|DOUT [1]))) # (\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\ROM1|memROM~18_combout )))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\CPU|REG_Retorno|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[1]~5 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[1]~5 .lut_mask = 64'h01450145ABEFABEF;
defparam \CPU|MUX2|saida_MUX[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N59
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N37
dffeas \CPU|REG_Retorno|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] & \CPU|PC|DOUT [2])) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [2]))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h0A050A0500A000A0;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~0_combout  & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [8])) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h0000000030003000;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[2]~3 (
// Equation(s):
// \CPU|MUX2|saida_MUX[2]~3_combout  = ( \ROM1|memROM~2_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~13_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (((\CPU|REG_Retorno|DOUT [2])) # (\CPU|Logica_Desvio|Sel_MUX_PC [0]))) ) ) # ( 
// !\ROM1|memROM~2_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~13_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\CPU|REG_Retorno|DOUT [2]))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\CPU|REG_Retorno|DOUT [2]),
	.datad(!\CPU|incrementaPC|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[2]~3 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[2]~3 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|MUX2|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N40
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \ROM1|memROM~22 (
// Equation(s):
// \ROM1|memROM~22_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[1]~DUPLICATE_q  & 
// \CPU|PC|DOUT[5]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~22 .extended_lut = "off";
defparam \ROM1|memROM~22 .lut_mask = 64'h0808080840404040;
defparam \ROM1|memROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \ROM1|memROM~23 (
// Equation(s):
// \ROM1|memROM~23_combout  = ( !\CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~1_combout  & \ROM1|memROM~22_combout )) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~23 .extended_lut = "off";
defparam \ROM1|memROM~23 .lut_mask = 64'h000A000A00000000;
defparam \ROM1|memROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N40
dffeas \CPU|REG_Retorno|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[3]~4 (
// Equation(s):
// \CPU|MUX2|saida_MUX[3]~4_combout  = ( \CPU|REG_Retorno|DOUT [3] & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~17_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & ((!\CPU|Logica_Desvio|Sel_MUX_PC [0]) # ((\ROM1|memROM~23_combout )))) ) ) # ( 
// !\CPU|REG_Retorno|DOUT [3] & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~17_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\ROM1|memROM~23_combout )))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\CPU|incrementaPC|Add0~17_sumout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(gnd),
	.dataf(!\CPU|REG_Retorno|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[3]~4 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[3]~4 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|MUX2|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N44
dffeas \CPU|REG_Retorno|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[4]~6 (
// Equation(s):
// \CPU|MUX2|saida_MUX[4]~6_combout  = ( \ROM1|memROM~21_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~25_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (((\CPU|REG_Retorno|DOUT [4])) # (\CPU|Logica_Desvio|Sel_MUX_PC [0]))) ) ) # ( 
// !\ROM1|memROM~21_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~25_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\CPU|REG_Retorno|DOUT [4]))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\CPU|REG_Retorno|DOUT [4]),
	.datad(!\CPU|incrementaPC|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[4]~6 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[4]~6 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|MUX2|saida_MUX[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N28
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\CPU|PC|DOUT [7] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & !\CPU|PC|DOUT [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hF000F00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [1])))) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [0] $ 
// (!\CPU|PC|DOUT [2])) # (\CPU|PC|DOUT[5]~DUPLICATE_q ))) # (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ (((\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [2]))))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h79BC79BC48004800;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \ROM1|memROM~19 (
// Equation(s):
// \ROM1|memROM~19_combout  = ( \ROM1|memROM~6_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~19 .extended_lut = "off";
defparam \ROM1|memROM~19 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \CPU|PC|DOUT[5]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [2] & ( (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT[5]~DUPLICATE_q ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h5050505002020202;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \ROM1|memROM~20 (
// Equation(s):
// \ROM1|memROM~20_combout  = ( \ROM1|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[0]~DUPLICATE_q  & \ROM1|memROM~7_combout )) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~20 .extended_lut = "off";
defparam \ROM1|memROM~20 .lut_mask = 64'h0000000000A000A0;
defparam \ROM1|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \CPU|MUX2|Equal2~3 (
// Equation(s):
// \CPU|MUX2|Equal2~3_combout  = ( \ROM1|memROM~4_combout  ) # ( !\ROM1|memROM~4_combout  & ( (\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ) # (\ROM1|memROM~20_combout ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|Equal2~3 .extended_lut = "off";
defparam \CPU|MUX2|Equal2~3 .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \CPU|MUX2|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \CPU|Decodificador|saida[6]~4 (
// Equation(s):
// \CPU|Decodificador|saida[6]~4_combout  = ( !\CPU|MUX2|Equal2~3_combout  & ( \CPU|Decodificador|Equal6~0_combout  ) ) # ( \CPU|MUX2|Equal2~3_combout  & ( !\CPU|Decodificador|Equal6~0_combout  ) ) # ( !\CPU|MUX2|Equal2~3_combout  & ( 
// !\CPU|Decodificador|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|MUX2|Equal2~3_combout ),
	.dataf(!\CPU|Decodificador|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida[6]~4 .extended_lut = "off";
defparam \CPU|Decodificador|saida[6]~4 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \CPU|Decodificador|saida[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \ROM1|memROM~32 (
// Equation(s):
// \ROM1|memROM~32_combout  = ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (!\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[5]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & \CPU|PC|DOUT[0]~DUPLICATE_q )) # (\CPU|PC|DOUT[5]~DUPLICATE_q  & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ))))) # (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  $ 
// (\CPU|PC|DOUT[0]~DUPLICATE_q )))) ) )

	.dataa(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~32 .extended_lut = "off";
defparam \ROM1|memROM~32 .lut_mask = 64'h6418641820802080;
defparam \ROM1|memROM~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[7]~DUPLICATE_q  & (\ROM1|memROM~32_combout  & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [6]))) ) )

	.dataa(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~32_combout ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h2000200000000000;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT[4]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(!\CPU|PC|DOUT [3]),
	.dataf(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'hF000000000000000;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT[5]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h03C003C000000000;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \CPU|PC|DOUT[5]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[0]~DUPLICATE_q ) # (\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT[5]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & 
// \CPU|PC|DOUT[1]~DUPLICATE_q ) ) )

	.dataa(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h00550055F500F500;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \Decoder3x8|Equal2~0 (
// Equation(s):
// \Decoder3x8|Equal2~0_combout  = ( \ROM1|memROM~8_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~9_combout  & \ROM1|memROM~10_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3x8|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3x8|Equal2~0 .extended_lut = "off";
defparam \Decoder3x8|Equal2~0 .lut_mask = 64'h00000000000C000C;
defparam \Decoder3x8|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [2])))) ) ) # ( !\CPU|PC|DOUT[3]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & 
// \CPU|PC|DOUT [1])) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'h0022002248004800;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \CPU|Decodificador|saida[1]~0 (
// Equation(s):
// \CPU|Decodificador|saida[1]~0_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [8] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & \ROM1|memROM~1_combout )) ) ) ) # ( !\ROM1|memROM~3_combout  & ( \ROM1|memROM~7_combout  & ( 
// (!\CPU|PC|DOUT [8] & (\CPU|PC|DOUT[0]~DUPLICATE_q  & (\ROM1|memROM~6_combout  & \ROM1|memROM~1_combout ))) ) ) ) # ( \ROM1|memROM~3_combout  & ( !\ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [8] & \ROM1|memROM~1_combout ) ) ) ) # ( !\ROM1|memROM~3_combout  
// & ( !\ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [8] & (\ROM1|memROM~6_combout  & \ROM1|memROM~1_combout )) ) ) )

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\ROM1|memROM~3_combout ),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida[1]~0 .extended_lut = "off";
defparam \CPU|Decodificador|saida[1]~0 .lut_mask = 64'h000A00AA00020022;
defparam \CPU|Decodificador|saida[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = ( \CPU|Decodificador|saida[1]~0_combout  & ( (!\ROM1|memROM~21_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & \Decoder3x8|Equal2~0_combout )) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(gnd),
	.datac(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datad(!\Decoder3x8|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|Decodificador|saida[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~10 .extended_lut = "off";
defparam \comb~10 .lut_mask = 64'h0000000000A000A0;
defparam \comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = ( \comb~10_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~12_combout ))) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\comb~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~11 .extended_lut = "off";
defparam \comb~11 .lut_mask = 64'h0000000080008000;
defparam \comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N39
cyclonev_lcell_comb \ROM1|memROM~25 (
// Equation(s):
// \ROM1|memROM~25_combout  = ( \ROM1|memROM~9_combout  & ( (\ROM1|memROM~8_combout  & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~25 .extended_lut = "off";
defparam \ROM1|memROM~25 .lut_mask = 64'h000000000F000F00;
defparam \ROM1|memROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \ROM1|memROM~24 (
// Equation(s):
// \ROM1|memROM~24_combout  = ( \ROM1|memROM~10_combout  & ( (\ROM1|memROM~9_combout  & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~24 .extended_lut = "off";
defparam \ROM1|memROM~24 .lut_mask = 64'h000000000F000F00;
defparam \ROM1|memROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \RAM1|dado_out~0 (
// Equation(s):
// \RAM1|dado_out~0_combout  = ( !\ROM1|memROM~24_combout  & ( (!\ROM1|memROM~25_combout  & (!\ROM1|memROM~21_combout  & (\CPU|Decodificador|saida[1]~0_combout  & !\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ))) ) )

	.dataa(!\ROM1|memROM~25_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\CPU|Decodificador|saida[1]~0_combout ),
	.datad(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|dado_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|dado_out~0 .extended_lut = "off";
defparam \RAM1|dado_out~0 .lut_mask = 64'h0800080000000000;
defparam \RAM1|dado_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \RAM1|ram~817 (
// Equation(s):
// \RAM1|ram~817_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~14_combout  & ( (\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & (!\ROM1|memROM~21_combout  & \ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~817 .extended_lut = "off";
defparam \RAM1|ram~817 .lut_mask = 64'h0000000000000010;
defparam \RAM1|ram~817 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \CPU|Decodificador|Equal9~0 (
// Equation(s):
// \CPU|Decodificador|Equal9~0_combout  = ( !\CPU|PC|DOUT [8] & ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~6_combout  & ((!\ROM1|memROM~7_combout ) # (\CPU|PC|DOUT[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\CPU|PC|DOUT [8]),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|Equal9~0 .extended_lut = "off";
defparam \CPU|Decodificador|Equal9~0 .lut_mask = 64'h0000000000BB0000;
defparam \CPU|Decodificador|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \RAM1|process_0~0 (
// Equation(s):
// \RAM1|process_0~0_combout  = ( \CPU|Decodificador|Equal9~0_combout  & ( !\ROM1|memROM~24_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~25_combout  & (!\ROM1|memROM~4_combout  & \CPU|Logica_Desvio|Sel_MUX_PC~0_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~25_combout ),
	.datac(!\ROM1|memROM~4_combout ),
	.datad(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datae(!\CPU|Decodificador|Equal9~0_combout ),
	.dataf(!\ROM1|memROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~0 .extended_lut = "off";
defparam \RAM1|process_0~0 .lut_mask = 64'h0000008000000000;
defparam \RAM1|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \RAM1|ram~818 (
// Equation(s):
// \RAM1|ram~818_combout  = ( \RAM1|ram~817_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~817_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~818 .extended_lut = "off";
defparam \RAM1|ram~818 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~818 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \RAM1|ram~395 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~395 .is_wysiwyg = "true";
defparam \RAM1|ram~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N3
cyclonev_lcell_comb \RAM1|ram~801 (
// Equation(s):
// \RAM1|ram~801_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~23_combout  & (\ROM1|memROM~14_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~801 .extended_lut = "off";
defparam \RAM1|ram~801 .lut_mask = 64'h0000000000000008;
defparam \RAM1|ram~801 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N51
cyclonev_lcell_comb \RAM1|ram~802 (
// Equation(s):
// \RAM1|ram~802_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~801_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~801_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~802 .extended_lut = "off";
defparam \RAM1|ram~802 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~802 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N22
dffeas \RAM1|ram~331 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~331 .is_wysiwyg = "true";
defparam \RAM1|ram~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \RAM1|ram~793 (
// Equation(s):
// \RAM1|ram~793_combout  = ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~18_combout  & (\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~793 .extended_lut = "off";
defparam \RAM1|ram~793 .lut_mask = 64'h0010000000000000;
defparam \RAM1|ram~793 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \RAM1|ram~794 (
// Equation(s):
// \RAM1|ram~794_combout  = ( \RAM1|ram~793_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(!\RAM1|ram~793_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~794 .extended_lut = "off";
defparam \RAM1|ram~794 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~794 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N49
dffeas \RAM1|ram~323 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~323 .is_wysiwyg = "true";
defparam \RAM1|ram~323 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \RAM1|ram~809 (
// Equation(s):
// \RAM1|ram~809_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~12_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~809 .extended_lut = "off";
defparam \RAM1|ram~809 .lut_mask = 64'h0000000000000020;
defparam \RAM1|ram~809 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \RAM1|ram~810 (
// Equation(s):
// \RAM1|ram~810_combout  = ( \RAM1|ram~809_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~809_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~810 .extended_lut = "off";
defparam \RAM1|ram~810 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~810 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N40
dffeas \RAM1|ram~387 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~387 .is_wysiwyg = "true";
defparam \RAM1|ram~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \RAM1|ram~619 (
// Equation(s):
// \RAM1|ram~619_combout  = ( \ROM1|memROM~23_combout  & ( \RAM1|ram~387_q  & ( (!\ROM1|memROM~14_combout ) # (\RAM1|ram~395_q ) ) ) ) # ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~387_q  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~323_q ))) # 
// (\ROM1|memROM~14_combout  & (\RAM1|ram~331_q )) ) ) ) # ( \ROM1|memROM~23_combout  & ( !\RAM1|ram~387_q  & ( (\RAM1|ram~395_q  & \ROM1|memROM~14_combout ) ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\RAM1|ram~387_q  & ( (!\ROM1|memROM~14_combout  & 
// ((\RAM1|ram~323_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~331_q )) ) ) )

	.dataa(!\RAM1|ram~395_q ),
	.datab(!\RAM1|ram~331_q ),
	.datac(!\RAM1|ram~323_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\RAM1|ram~387_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~619 .extended_lut = "off";
defparam \RAM1|ram~619 .lut_mask = 64'h0F3300550F33FF55;
defparam \RAM1|ram~619 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N0
cyclonev_lcell_comb \RAM1|ram~363feeder (
// Equation(s):
// \RAM1|ram~363feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~363feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~363feeder .extended_lut = "off";
defparam \RAM1|ram~363feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~363feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \RAM1|ram~781 (
// Equation(s):
// \RAM1|ram~781_combout  = ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~14_combout  & ( (\ROM1|memROM~12_combout  & (\ROM1|memROM~23_combout  & (\ROM1|memROM~18_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~781 .extended_lut = "off";
defparam \RAM1|ram~781 .lut_mask = 64'h0000000001000000;
defparam \RAM1|ram~781 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \RAM1|ram~782 (
// Equation(s):
// \RAM1|ram~782_combout  = ( \RAM1|ram~781_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~781_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~782 .extended_lut = "off";
defparam \RAM1|ram~782 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~782 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N1
dffeas \RAM1|ram~363 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~363 .is_wysiwyg = "true";
defparam \RAM1|ram~363 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \RAM1|ram~765 (
// Equation(s):
// \RAM1|ram~765_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & (!\ROM1|memROM~21_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~765_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~765 .extended_lut = "off";
defparam \RAM1|ram~765 .lut_mask = 64'h0000000000002000;
defparam \RAM1|ram~765 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \RAM1|ram~766 (
// Equation(s):
// \RAM1|ram~766_combout  = ( \RAM1|ram~765_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~765_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~766 .extended_lut = "off";
defparam \RAM1|ram~766 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~766 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \RAM1|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~299 .is_wysiwyg = "true";
defparam \RAM1|ram~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \RAM1|ram~761 (
// Equation(s):
// \RAM1|ram~761_combout  = ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout  & (\ROM1|memROM~18_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~761 .extended_lut = "off";
defparam \RAM1|ram~761 .lut_mask = 64'h0000000008000000;
defparam \RAM1|ram~761 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \RAM1|ram~762 (
// Equation(s):
// \RAM1|ram~762_combout  = ( \RAM1|ram~761_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~761_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~762 .extended_lut = "off";
defparam \RAM1|ram~762 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~762 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \RAM1|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~291 .is_wysiwyg = "true";
defparam \RAM1|ram~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \RAM1|ram~777 (
// Equation(s):
// \RAM1|ram~777_combout  = ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~12_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~777 .extended_lut = "off";
defparam \RAM1|ram~777 .lut_mask = 64'h0000002000000000;
defparam \RAM1|ram~777 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \RAM1|ram~778 (
// Equation(s):
// \RAM1|ram~778_combout  = ( \RAM1|ram~777_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~777_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~778 .extended_lut = "off";
defparam \RAM1|ram~778 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~778 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N58
dffeas \RAM1|ram~355 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~355 .is_wysiwyg = "true";
defparam \RAM1|ram~355 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \RAM1|ram~618 (
// Equation(s):
// \RAM1|ram~618_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~363_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~355_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~299_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~291_q  ) ) )

	.dataa(!\RAM1|ram~363_q ),
	.datab(!\RAM1|ram~299_q ),
	.datac(!\RAM1|ram~291_q ),
	.datad(!\RAM1|ram~355_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~618 .extended_lut = "off";
defparam \RAM1|ram~618 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM1|ram~618 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \RAM1|ram~275feeder (
// Equation(s):
// \RAM1|ram~275feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~275feeder .extended_lut = "off";
defparam \RAM1|ram~275feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~275feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \RAM1|ram~697 (
// Equation(s):
// \RAM1|ram~697_combout  = ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~697 .extended_lut = "off";
defparam \RAM1|ram~697 .lut_mask = 64'h0000000080000000;
defparam \RAM1|ram~697 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \RAM1|ram~698 (
// Equation(s):
// \RAM1|ram~698_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~697_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~697_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~698 .extended_lut = "off";
defparam \RAM1|ram~698 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \RAM1|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~275 .is_wysiwyg = "true";
defparam \RAM1|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \RAM1|ram~347feeder (
// Equation(s):
// \RAM1|ram~347feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~347feeder .extended_lut = "off";
defparam \RAM1|ram~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \RAM1|ram~717 (
// Equation(s):
// \RAM1|ram~717_combout  = ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~23_combout  & (\ROM1|memROM~12_combout  & (!\ROM1|memROM~18_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~717 .extended_lut = "off";
defparam \RAM1|ram~717 .lut_mask = 64'h0010000000000000;
defparam \RAM1|ram~717 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \RAM1|ram~718 (
// Equation(s):
// \RAM1|ram~718_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~717_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~717_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~718 .extended_lut = "off";
defparam \RAM1|ram~718 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \RAM1|ram~347 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~347 .is_wysiwyg = "true";
defparam \RAM1|ram~347 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \RAM1|ram~283feeder (
// Equation(s):
// \RAM1|ram~283feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~283feeder .extended_lut = "off";
defparam \RAM1|ram~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \RAM1|ram~701 (
// Equation(s):
// \RAM1|ram~701_combout  = ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~23_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~701 .extended_lut = "off";
defparam \RAM1|ram~701 .lut_mask = 64'h0000008000000000;
defparam \RAM1|ram~701 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \RAM1|ram~702 (
// Equation(s):
// \RAM1|ram~702_combout  = ( \RAM1|ram~701_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~701_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~702 .extended_lut = "off";
defparam \RAM1|ram~702 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N37
dffeas \RAM1|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~283 .is_wysiwyg = "true";
defparam \RAM1|ram~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \RAM1|ram~713 (
// Equation(s):
// \RAM1|ram~713_combout  = ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~23_combout  & (!\ROM1|memROM~14_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~713 .extended_lut = "off";
defparam \RAM1|ram~713 .lut_mask = 64'h0000000020000000;
defparam \RAM1|ram~713 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \RAM1|ram~714 (
// Equation(s):
// \RAM1|ram~714_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~713_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~713_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~714 .extended_lut = "off";
defparam \RAM1|ram~714 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \RAM1|ram~339 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~339 .is_wysiwyg = "true";
defparam \RAM1|ram~339 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \RAM1|ram~616 (
// Equation(s):
// \RAM1|ram~616_combout  = ( \RAM1|ram~339_q  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout ) # (\RAM1|ram~347_q ) ) ) ) # ( !\RAM1|ram~339_q  & ( \ROM1|memROM~23_combout  & ( (\RAM1|ram~347_q  & \ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~339_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~275_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~283_q ))) ) ) ) # ( !\RAM1|ram~339_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~275_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~283_q ))) ) ) )

	.dataa(!\RAM1|ram~275_q ),
	.datab(!\RAM1|ram~347_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~283_q ),
	.datae(!\RAM1|ram~339_q ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~616 .extended_lut = "off";
defparam \RAM1|ram~616 .lut_mask = 64'h505F505F0303F3F3;
defparam \RAM1|ram~616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \RAM1|ram~729 (
// Equation(s):
// \RAM1|ram~729_combout  = ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~23_combout  & (\ROM1|memROM~12_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~729 .extended_lut = "off";
defparam \RAM1|ram~729 .lut_mask = 64'h0000000008000000;
defparam \RAM1|ram~729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \RAM1|ram~730 (
// Equation(s):
// \RAM1|ram~730_combout  = ( \RAM1|ram~729_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~729_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~730 .extended_lut = "off";
defparam \RAM1|ram~730 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \RAM1|ram~307 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~307 .is_wysiwyg = "true";
defparam \RAM1|ram~307 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \RAM1|ram~733 (
// Equation(s):
// \RAM1|ram~733_combout  = ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & ( (\ROM1|memROM~14_combout  & (\ROM1|memROM~12_combout  & (\ROM1|memROM~2_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~733 .extended_lut = "off";
defparam \RAM1|ram~733 .lut_mask = 64'h0100000000000000;
defparam \RAM1|ram~733 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \RAM1|ram~734 (
// Equation(s):
// \RAM1|ram~734_combout  = ( \RAM1|ram~733_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~733_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~734 .extended_lut = "off";
defparam \RAM1|ram~734 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N31
dffeas \RAM1|ram~315 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~315 .is_wysiwyg = "true";
defparam \RAM1|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \RAM1|ram~745 (
// Equation(s):
// \RAM1|ram~745_combout  = ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~12_combout  & ( (\ROM1|memROM~23_combout  & (!\ROM1|memROM~21_combout  & (\ROM1|memROM~2_combout  & !\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~745 .extended_lut = "off";
defparam \RAM1|ram~745 .lut_mask = 64'h0000000004000000;
defparam \RAM1|ram~745 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \RAM1|ram~746 (
// Equation(s):
// \RAM1|ram~746_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~745_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~745_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~746 .extended_lut = "off";
defparam \RAM1|ram~746 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \RAM1|ram~371 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~371 .is_wysiwyg = "true";
defparam \RAM1|ram~371 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N15
cyclonev_lcell_comb \RAM1|ram~749 (
// Equation(s):
// \RAM1|ram~749_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~18_combout  & (\ROM1|memROM~14_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~749 .extended_lut = "off";
defparam \RAM1|ram~749 .lut_mask = 64'h0000000000000008;
defparam \RAM1|ram~749 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N54
cyclonev_lcell_comb \RAM1|ram~750 (
// Equation(s):
// \RAM1|ram~750_combout  = ( \RAM1|ram~749_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~749_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~750 .extended_lut = "off";
defparam \RAM1|ram~750 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N2
dffeas \RAM1|ram~379 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~379 .is_wysiwyg = "true";
defparam \RAM1|ram~379 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \RAM1|ram~617 (
// Equation(s):
// \RAM1|ram~617_combout  = ( \RAM1|ram~379_q  & ( \ROM1|memROM~23_combout  & ( (\RAM1|ram~371_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~379_q  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~371_q ) ) ) ) # ( 
// \RAM1|ram~379_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~307_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~315_q ))) ) ) ) # ( !\RAM1|ram~379_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~307_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~315_q ))) ) ) )

	.dataa(!\RAM1|ram~307_q ),
	.datab(!\RAM1|ram~315_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~371_q ),
	.datae(!\RAM1|ram~379_q ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~617 .extended_lut = "off";
defparam \RAM1|ram~617 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~617 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \RAM1|ram~620 (
// Equation(s):
// \RAM1|ram~620_combout  = ( \RAM1|ram~616_combout  & ( \RAM1|ram~617_combout  & ( (!\ROM1|memROM~18_combout ) # ((!\ROM1|memROM~2_combout  & ((\RAM1|ram~618_combout ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~619_combout ))) ) ) ) # ( 
// !\RAM1|ram~616_combout  & ( \RAM1|ram~617_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & ((\RAM1|ram~618_combout )))) # (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~18_combout ) # ((\RAM1|ram~619_combout )))) ) ) ) # ( 
// \RAM1|ram~616_combout  & ( !\RAM1|ram~617_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~18_combout ) # ((\RAM1|ram~618_combout )))) # (\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & (\RAM1|ram~619_combout ))) ) ) ) # ( 
// !\RAM1|ram~616_combout  & ( !\RAM1|ram~617_combout  & ( (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~2_combout  & ((\RAM1|ram~618_combout ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~619_combout )))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\RAM1|ram~619_combout ),
	.datad(!\RAM1|ram~618_combout ),
	.datae(!\RAM1|ram~616_combout ),
	.dataf(!\RAM1|ram~617_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~620 .extended_lut = "off";
defparam \RAM1|ram~620 .lut_mask = 64'h012389AB4567CDEF;
defparam \RAM1|ram~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N18
cyclonev_lcell_comb \RAM1|ram~757 (
// Equation(s):
// \RAM1|ram~757_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( (\ROM1|memROM~21_combout  & (!\ROM1|memROM~18_combout  & (\ROM1|memROM~23_combout  & \ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~757 .extended_lut = "off";
defparam \RAM1|ram~757 .lut_mask = 64'h0000000000000004;
defparam \RAM1|ram~757 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \RAM1|ram~758 (
// Equation(s):
// \RAM1|ram~758_combout  = ( \RAM1|ram~757_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~757_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~758 .extended_lut = "off";
defparam \RAM1|ram~758 .lut_mask = 64'h0000555500005555;
defparam \RAM1|ram~758 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \RAM1|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~507 .is_wysiwyg = "true";
defparam \RAM1|ram~507 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \RAM1|ram~467feeder (
// Equation(s):
// \RAM1|ram~467feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~467feeder .extended_lut = "off";
defparam \RAM1|ram~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \RAM1|ram~721 (
// Equation(s):
// \RAM1|ram~721_combout  = ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~21_combout  & (\ROM1|memROM~12_combout  & \ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~721 .extended_lut = "off";
defparam \RAM1|ram~721 .lut_mask = 64'h0002000000000000;
defparam \RAM1|ram~721 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \RAM1|ram~722 (
// Equation(s):
// \RAM1|ram~722_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~721_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~721_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~722 .extended_lut = "off";
defparam \RAM1|ram~722 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \RAM1|ram~467 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~467 .is_wysiwyg = "true";
defparam \RAM1|ram~467 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \RAM1|ram~753 (
// Equation(s):
// \RAM1|ram~753_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~12_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~18_combout  & !\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~753 .extended_lut = "off";
defparam \RAM1|ram~753 .lut_mask = 64'h0000000000001000;
defparam \RAM1|ram~753 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N15
cyclonev_lcell_comb \RAM1|ram~754 (
// Equation(s):
// \RAM1|ram~754_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~753_combout  ) )

	.dataa(!\RAM1|ram~753_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~754 .extended_lut = "off";
defparam \RAM1|ram~754 .lut_mask = 64'h0000555500005555;
defparam \RAM1|ram~754 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \RAM1|ram~499 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~499 .is_wysiwyg = "true";
defparam \RAM1|ram~499 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \RAM1|ram~725 (
// Equation(s):
// \RAM1|ram~725_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~725 .extended_lut = "off";
defparam \RAM1|ram~725 .lut_mask = 64'h0000000000000020;
defparam \RAM1|ram~725 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \RAM1|ram~726 (
// Equation(s):
// \RAM1|ram~726_combout  = ( \RAM1|ram~725_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~725_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~726 .extended_lut = "off";
defparam \RAM1|ram~726 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \RAM1|ram~475 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~475 .is_wysiwyg = "true";
defparam \RAM1|ram~475 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \RAM1|ram~628 (
// Equation(s):
// \RAM1|ram~628_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~507_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~499_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~475_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~467_q  ) ) )

	.dataa(!\RAM1|ram~507_q ),
	.datab(!\RAM1|ram~467_q ),
	.datac(!\RAM1|ram~499_q ),
	.datad(!\RAM1|ram~475_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~628 .extended_lut = "off";
defparam \RAM1|ram~628 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM1|ram~628 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \RAM1|ram~805 (
// Equation(s):
// \RAM1|ram~805_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~14_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~805 .extended_lut = "off";
defparam \RAM1|ram~805 .lut_mask = 64'h0000000000000002;
defparam \RAM1|ram~805 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \RAM1|ram~806 (
// Equation(s):
// \RAM1|ram~806_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~805_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~805_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~806 .extended_lut = "off";
defparam \RAM1|ram~806 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~806 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \RAM1|ram~459 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~459 .is_wysiwyg = "true";
defparam \RAM1|ram~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \RAM1|ram~769 (
// Equation(s):
// \RAM1|ram~769_combout  = ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & (!\ROM1|memROM~14_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~769 .extended_lut = "off";
defparam \RAM1|ram~769 .lut_mask = 64'h0000000800000000;
defparam \RAM1|ram~769 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \RAM1|ram~770 (
// Equation(s):
// \RAM1|ram~770_combout  = ( \RAM1|ram~769_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~769_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~770 .extended_lut = "off";
defparam \RAM1|ram~770 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~770 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N35
dffeas \RAM1|ram~419 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~419 .is_wysiwyg = "true";
defparam \RAM1|ram~419 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \RAM1|ram~773 (
// Equation(s):
// \RAM1|ram~773_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & (\ROM1|memROM~21_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~773_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~773 .extended_lut = "off";
defparam \RAM1|ram~773 .lut_mask = 64'h0000000000000200;
defparam \RAM1|ram~773 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \RAM1|ram~774 (
// Equation(s):
// \RAM1|ram~774_combout  = ( \RAM1|ram~773_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~773_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~774 .extended_lut = "off";
defparam \RAM1|ram~774 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~774 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \RAM1|ram~427 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~427 .is_wysiwyg = "true";
defparam \RAM1|ram~427 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \RAM1|ram~797 (
// Equation(s):
// \RAM1|ram~797_combout  = ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~21_combout  & (\ROM1|memROM~12_combout  & (!\ROM1|memROM~23_combout  & \ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~797 .extended_lut = "off";
defparam \RAM1|ram~797 .lut_mask = 64'h0000000000100000;
defparam \RAM1|ram~797 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \RAM1|ram~798 (
// Equation(s):
// \RAM1|ram~798_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~797_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~797_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~798 .extended_lut = "off";
defparam \RAM1|ram~798 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~798 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \RAM1|ram~451 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~451 .is_wysiwyg = "true";
defparam \RAM1|ram~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \RAM1|ram~627 (
// Equation(s):
// \RAM1|ram~627_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~459_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~451_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~427_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~419_q  ) ) )

	.dataa(!\RAM1|ram~459_q ),
	.datab(!\RAM1|ram~419_q ),
	.datac(!\RAM1|ram~427_q ),
	.datad(!\RAM1|ram~451_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~627 .extended_lut = "off";
defparam \RAM1|ram~627 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM1|ram~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \RAM1|ram~789 (
// Equation(s):
// \RAM1|ram~789_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~12_combout  & ( (\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & (\ROM1|memROM~23_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~789 .extended_lut = "off";
defparam \RAM1|ram~789 .lut_mask = 64'h0000000000000004;
defparam \RAM1|ram~789 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N9
cyclonev_lcell_comb \RAM1|ram~790 (
// Equation(s):
// \RAM1|ram~790_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~789_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~789_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~790 .extended_lut = "off";
defparam \RAM1|ram~790 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~790 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N4
dffeas \RAM1|ram~491 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~491 .is_wysiwyg = "true";
defparam \RAM1|ram~491 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \RAM1|ram~785 (
// Equation(s):
// \RAM1|ram~785_combout  = ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout  & (!\ROM1|memROM~14_combout  & (\ROM1|memROM~12_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~785 .extended_lut = "off";
defparam \RAM1|ram~785 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~785 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \RAM1|ram~786 (
// Equation(s):
// \RAM1|ram~786_combout  = ( \RAM1|ram~785_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~785_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~786 .extended_lut = "off";
defparam \RAM1|ram~786 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~786 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N34
dffeas \RAM1|ram~483 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~483 .is_wysiwyg = "true";
defparam \RAM1|ram~483 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \RAM1|ram~813 (
// Equation(s):
// \RAM1|ram~813_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~12_combout  & (\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & !\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~813 .extended_lut = "off";
defparam \RAM1|ram~813 .lut_mask = 64'h0000000000000100;
defparam \RAM1|ram~813 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N9
cyclonev_lcell_comb \RAM1|ram~814 (
// Equation(s):
// \RAM1|ram~814_combout  = ( \RAM1|ram~813_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~813_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~814 .extended_lut = "off";
defparam \RAM1|ram~814 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N10
dffeas \RAM1|ram~515 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~515 .is_wysiwyg = "true";
defparam \RAM1|ram~515 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \RAM1|ram~821 (
// Equation(s):
// \RAM1|ram~821_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( (\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~821 .extended_lut = "off";
defparam \RAM1|ram~821 .lut_mask = 64'h0000000000000001;
defparam \RAM1|ram~821 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \RAM1|ram~822 (
// Equation(s):
// \RAM1|ram~822_combout  = ( \RAM1|ram~821_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~821_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~822 .extended_lut = "off";
defparam \RAM1|ram~822 .lut_mask = 64'h0000333300003333;
defparam \RAM1|ram~822 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \RAM1|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~523 .is_wysiwyg = "true";
defparam \RAM1|ram~523 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \RAM1|ram~629 (
// Equation(s):
// \RAM1|ram~629_combout  = ( \RAM1|ram~523_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~515_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~523_q  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~515_q ) ) ) ) # ( 
// \RAM1|ram~523_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~483_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~491_q )) ) ) ) # ( !\RAM1|ram~523_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & 
// ((\RAM1|ram~483_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~491_q )) ) ) )

	.dataa(!\RAM1|ram~491_q ),
	.datab(!\RAM1|ram~483_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~515_q ),
	.datae(!\RAM1|ram~523_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~629 .extended_lut = "off";
defparam \RAM1|ram~629 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \RAM1|ram~705 (
// Equation(s):
// \RAM1|ram~705_combout  = ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & (\ROM1|memROM~12_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~705 .extended_lut = "off";
defparam \RAM1|ram~705 .lut_mask = 64'h0000080000000000;
defparam \RAM1|ram~705 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \RAM1|ram~706 (
// Equation(s):
// \RAM1|ram~706_combout  = ( \RAM1|ram~705_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~705_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~706 .extended_lut = "off";
defparam \RAM1|ram~706 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \RAM1|ram~403 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~403 .is_wysiwyg = "true";
defparam \RAM1|ram~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \RAM1|ram~411feeder (
// Equation(s):
// \RAM1|ram~411feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~411feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~411feeder .extended_lut = "off";
defparam \RAM1|ram~411feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~411feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \RAM1|ram~709 (
// Equation(s):
// \RAM1|ram~709_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( (\ROM1|memROM~14_combout  & (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~709 .extended_lut = "off";
defparam \RAM1|ram~709 .lut_mask = 64'h0000000000004000;
defparam \RAM1|ram~709 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \RAM1|ram~710 (
// Equation(s):
// \RAM1|ram~710_combout  = ( \RAM1|ram~709_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~709_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~710 .extended_lut = "off";
defparam \RAM1|ram~710 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N34
dffeas \RAM1|ram~411 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~411 .is_wysiwyg = "true";
defparam \RAM1|ram~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \RAM1|ram~737 (
// Equation(s):
// \RAM1|ram~737_combout  = ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & (\ROM1|memROM~21_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~737 .extended_lut = "off";
defparam \RAM1|ram~737 .lut_mask = 64'h0002000000000000;
defparam \RAM1|ram~737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \RAM1|ram~738 (
// Equation(s):
// \RAM1|ram~738_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~737_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~737_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~738 .extended_lut = "off";
defparam \RAM1|ram~738 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \RAM1|ram~435 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~435 .is_wysiwyg = "true";
defparam \RAM1|ram~435 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \RAM1|ram~741 (
// Equation(s):
// \RAM1|ram~741_combout  = ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & (\ROM1|memROM~14_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~741 .extended_lut = "off";
defparam \RAM1|ram~741 .lut_mask = 64'h0000000000040000;
defparam \RAM1|ram~741 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \RAM1|ram~742 (
// Equation(s):
// \RAM1|ram~742_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~741_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~741_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~742 .extended_lut = "off";
defparam \RAM1|ram~742 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N53
dffeas \RAM1|ram~443 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~443 .is_wysiwyg = "true";
defparam \RAM1|ram~443 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \RAM1|ram~626 (
// Equation(s):
// \RAM1|ram~626_combout  = ( \RAM1|ram~443_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~435_q ) ) ) ) # ( !\RAM1|ram~443_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~435_q  & !\ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~443_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~403_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~411_q ))) ) ) ) # ( !\RAM1|ram~443_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~403_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~411_q ))) ) ) )

	.dataa(!\RAM1|ram~403_q ),
	.datab(!\RAM1|ram~411_q ),
	.datac(!\RAM1|ram~435_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~443_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~626 .extended_lut = "off";
defparam \RAM1|ram~626 .lut_mask = 64'h553355330F000FFF;
defparam \RAM1|ram~626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \RAM1|ram~630 (
// Equation(s):
// \RAM1|ram~630_combout  = ( \RAM1|ram~629_combout  & ( \RAM1|ram~626_combout  & ( (!\ROM1|memROM~23_combout  & (((!\ROM1|memROM~18_combout ) # (\RAM1|ram~627_combout )))) # (\ROM1|memROM~23_combout  & (((\ROM1|memROM~18_combout )) # (\RAM1|ram~628_combout 
// ))) ) ) ) # ( !\RAM1|ram~629_combout  & ( \RAM1|ram~626_combout  & ( (!\ROM1|memROM~23_combout  & (((!\ROM1|memROM~18_combout ) # (\RAM1|ram~627_combout )))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~628_combout  & ((!\ROM1|memROM~18_combout )))) ) ) ) # ( 
// \RAM1|ram~629_combout  & ( !\RAM1|ram~626_combout  & ( (!\ROM1|memROM~23_combout  & (((\RAM1|ram~627_combout  & \ROM1|memROM~18_combout )))) # (\ROM1|memROM~23_combout  & (((\ROM1|memROM~18_combout )) # (\RAM1|ram~628_combout ))) ) ) ) # ( 
// !\RAM1|ram~629_combout  & ( !\RAM1|ram~626_combout  & ( (!\ROM1|memROM~23_combout  & (((\RAM1|ram~627_combout  & \ROM1|memROM~18_combout )))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~628_combout  & ((!\ROM1|memROM~18_combout )))) ) ) )

	.dataa(!\RAM1|ram~628_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~627_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\RAM1|ram~629_combout ),
	.dataf(!\RAM1|ram~626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~630 .extended_lut = "off";
defparam \RAM1|ram~630 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \RAM1|ram~630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N6
cyclonev_lcell_comb \RAM1|ram~807 (
// Equation(s):
// \RAM1|ram~807_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout  & !\ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~807 .extended_lut = "off";
defparam \RAM1|ram~807 .lut_mask = 64'h0000000000002000;
defparam \RAM1|ram~807 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N57
cyclonev_lcell_comb \RAM1|ram~808 (
// Equation(s):
// \RAM1|ram~808_combout  = ( \RAM1|ram~807_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~807_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~808 .extended_lut = "off";
defparam \RAM1|ram~808 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~808 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \RAM1|ram~131 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~131 .is_wysiwyg = "true";
defparam \RAM1|ram~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N9
cyclonev_lcell_comb \RAM1|ram~99feeder (
// Equation(s):
// \RAM1|ram~99feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~99feeder .extended_lut = "off";
defparam \RAM1|ram~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \RAM1|ram~775 (
// Equation(s):
// \RAM1|ram~775_combout  = ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~21_combout  & (\ROM1|memROM~18_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~775 .extended_lut = "off";
defparam \RAM1|ram~775 .lut_mask = 64'h0000000008000000;
defparam \RAM1|ram~775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \RAM1|ram~776 (
// Equation(s):
// \RAM1|ram~776_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~775_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~775_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~776 .extended_lut = "off";
defparam \RAM1|ram~776 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~776 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \RAM1|ram~99 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~99 .is_wysiwyg = "true";
defparam \RAM1|ram~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N51
cyclonev_lcell_comb \RAM1|ram~107feeder (
// Equation(s):
// \RAM1|ram~107feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~107feeder .extended_lut = "off";
defparam \RAM1|ram~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N45
cyclonev_lcell_comb \RAM1|ram~779 (
// Equation(s):
// \RAM1|ram~779_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~21_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~779 .extended_lut = "off";
defparam \RAM1|ram~779 .lut_mask = 64'h0000000000000080;
defparam \RAM1|ram~779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N6
cyclonev_lcell_comb \RAM1|ram~780 (
// Equation(s):
// \RAM1|ram~780_combout  = (\RAM1|process_0~0_combout  & \RAM1|ram~779_combout )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(!\RAM1|ram~779_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~780 .extended_lut = "off";
defparam \RAM1|ram~780 .lut_mask = 64'h0033003300330033;
defparam \RAM1|ram~780 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N52
dffeas \RAM1|ram~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~107 .is_wysiwyg = "true";
defparam \RAM1|ram~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \RAM1|ram~815 (
// Equation(s):
// \RAM1|ram~815_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~18_combout  & (\ROM1|memROM~14_combout  & (!\ROM1|memROM~21_combout  & !\ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~815 .extended_lut = "off";
defparam \RAM1|ram~815 .lut_mask = 64'h0000000000001000;
defparam \RAM1|ram~815 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \RAM1|ram~816 (
// Equation(s):
// \RAM1|ram~816_combout  = ( \RAM1|ram~815_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~815_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~816 .extended_lut = "off";
defparam \RAM1|ram~816 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~816 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \RAM1|ram~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~139 .is_wysiwyg = "true";
defparam \RAM1|ram~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \RAM1|ram~614 (
// Equation(s):
// \RAM1|ram~614_combout  = ( \RAM1|ram~139_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~131_q ) ) ) ) # ( !\RAM1|ram~139_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~131_q  & !\ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~139_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~99_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~107_q ))) ) ) ) # ( !\RAM1|ram~139_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~99_q 
// )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~107_q ))) ) ) )

	.dataa(!\RAM1|ram~131_q ),
	.datab(!\RAM1|ram~99_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~107_q ),
	.datae(!\RAM1|ram~139_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~614 .extended_lut = "off";
defparam \RAM1|ram~614 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~614 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \RAM1|ram~695 (
// Equation(s):
// \RAM1|ram~695_combout  = ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~23_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~21_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~695 .extended_lut = "off";
defparam \RAM1|ram~695 .lut_mask = 64'h8000000000000000;
defparam \RAM1|ram~695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \RAM1|ram~696 (
// Equation(s):
// \RAM1|ram~696_combout  = ( \RAM1|ram~695_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~695_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~696 .extended_lut = "off";
defparam \RAM1|ram~696 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~696 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \RAM1|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~19 .is_wysiwyg = "true";
defparam \RAM1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \RAM1|ram~51feeder (
// Equation(s):
// \RAM1|ram~51feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~51feeder .extended_lut = "off";
defparam \RAM1|ram~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \RAM1|ram~727 (
// Equation(s):
// \RAM1|ram~727_combout  = ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~23_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~727 .extended_lut = "off";
defparam \RAM1|ram~727 .lut_mask = 64'h0000000080000000;
defparam \RAM1|ram~727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \RAM1|ram~728 (
// Equation(s):
// \RAM1|ram~728_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~727_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~727_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~728 .extended_lut = "off";
defparam \RAM1|ram~728 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N16
dffeas \RAM1|ram~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~51 .is_wysiwyg = "true";
defparam \RAM1|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \RAM1|ram~699 (
// Equation(s):
// \RAM1|ram~699_combout  = ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~12_combout  & ( (\ROM1|memROM~14_combout  & (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~23_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~699 .extended_lut = "off";
defparam \RAM1|ram~699 .lut_mask = 64'h4000000000000000;
defparam \RAM1|ram~699 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \RAM1|ram~700 (
// Equation(s):
// \RAM1|ram~700_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~699_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~699_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~700 .extended_lut = "off";
defparam \RAM1|ram~700 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N52
dffeas \RAM1|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~27 .is_wysiwyg = "true";
defparam \RAM1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N27
cyclonev_lcell_comb \RAM1|ram~731 (
// Equation(s):
// \RAM1|ram~731_combout  = ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~14_combout  & ( (\ROM1|memROM~2_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~23_combout  & !\ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~731 .extended_lut = "off";
defparam \RAM1|ram~731 .lut_mask = 64'h0000000040000000;
defparam \RAM1|ram~731 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \RAM1|ram~732 (
// Equation(s):
// \RAM1|ram~732_combout  = ( \RAM1|ram~731_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~731_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~732 .extended_lut = "off";
defparam \RAM1|ram~732 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N47
dffeas \RAM1|ram~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~59 .is_wysiwyg = "true";
defparam \RAM1|ram~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \RAM1|ram~611 (
// Equation(s):
// \RAM1|ram~611_combout  = ( \RAM1|ram~59_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~51_q ) ) ) ) # ( !\RAM1|ram~59_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~51_q  & !\ROM1|memROM~14_combout ) ) ) ) # ( \RAM1|ram~59_q  & 
// ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~19_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~27_q ))) ) ) ) # ( !\RAM1|ram~59_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~19_q )) # 
// (\ROM1|memROM~14_combout  & ((\RAM1|ram~27_q ))) ) ) )

	.dataa(!\RAM1|ram~19_q ),
	.datab(!\RAM1|ram~51_q ),
	.datac(!\RAM1|ram~27_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~59_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~611 .extended_lut = "off";
defparam \RAM1|ram~611 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \RAM1|ram~91feeder (
// Equation(s):
// \RAM1|ram~91feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~91feeder .extended_lut = "off";
defparam \RAM1|ram~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \RAM1|ram~715 (
// Equation(s):
// \RAM1|ram~715_combout  = ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout  & (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~12_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~715 .extended_lut = "off";
defparam \RAM1|ram~715 .lut_mask = 64'h0040000000000000;
defparam \RAM1|ram~715 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \RAM1|ram~716 (
// Equation(s):
// \RAM1|ram~716_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~715_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~715_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~716 .extended_lut = "off";
defparam \RAM1|ram~716 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~716 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \RAM1|ram~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~91 .is_wysiwyg = "true";
defparam \RAM1|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \RAM1|ram~743 (
// Equation(s):
// \RAM1|ram~743_combout  = ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~14_combout  & ( (\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & !\ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~743 .extended_lut = "off";
defparam \RAM1|ram~743 .lut_mask = 64'h1000000000000000;
defparam \RAM1|ram~743 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \RAM1|ram~744 (
// Equation(s):
// \RAM1|ram~744_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~743_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~743_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~744 .extended_lut = "off";
defparam \RAM1|ram~744 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~744 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \RAM1|ram~115 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~115 .is_wysiwyg = "true";
defparam \RAM1|ram~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \RAM1|ram~711 (
// Equation(s):
// \RAM1|ram~711_combout  = ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & !\ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~711 .extended_lut = "off";
defparam \RAM1|ram~711 .lut_mask = 64'h0800000000000000;
defparam \RAM1|ram~711 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \RAM1|ram~712 (
// Equation(s):
// \RAM1|ram~712_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~711_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~712 .extended_lut = "off";
defparam \RAM1|ram~712 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~712 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \RAM1|ram~83 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~83 .is_wysiwyg = "true";
defparam \RAM1|ram~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \RAM1|ram~747 (
// Equation(s):
// \RAM1|ram~747_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & !\ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~747 .extended_lut = "off";
defparam \RAM1|ram~747 .lut_mask = 64'h0000000000002000;
defparam \RAM1|ram~747 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N54
cyclonev_lcell_comb \RAM1|ram~748 (
// Equation(s):
// \RAM1|ram~748_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~747_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~747_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~748 .extended_lut = "off";
defparam \RAM1|ram~748 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~748 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N47
dffeas \RAM1|ram~123 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~123 .is_wysiwyg = "true";
defparam \RAM1|ram~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N45
cyclonev_lcell_comb \RAM1|ram~613 (
// Equation(s):
// \RAM1|ram~613_combout  = ( \RAM1|ram~123_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~115_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~123_q  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~115_q ) ) ) ) # ( 
// \RAM1|ram~123_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~83_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~91_q )) ) ) ) # ( !\RAM1|ram~123_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~83_q 
// ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~91_q )) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\RAM1|ram~91_q ),
	.datac(!\RAM1|ram~115_q ),
	.datad(!\RAM1|ram~83_q ),
	.datae(!\RAM1|ram~123_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~613 .extended_lut = "off";
defparam \RAM1|ram~613 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \RAM1|ram~613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \RAM1|ram~759 (
// Equation(s):
// \RAM1|ram~759_combout  = ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & !\ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~759 .extended_lut = "off";
defparam \RAM1|ram~759 .lut_mask = 64'h0000000080000000;
defparam \RAM1|ram~759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \RAM1|ram~760 (
// Equation(s):
// \RAM1|ram~760_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~759_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~759_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~760 .extended_lut = "off";
defparam \RAM1|ram~760 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~760 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N53
dffeas \RAM1|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~35 .is_wysiwyg = "true";
defparam \RAM1|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \RAM1|ram~791 (
// Equation(s):
// \RAM1|ram~791_combout  = ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~791 .extended_lut = "off";
defparam \RAM1|ram~791 .lut_mask = 64'h0000000000800000;
defparam \RAM1|ram~791 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \RAM1|ram~792 (
// Equation(s):
// \RAM1|ram~792_combout  = ( \RAM1|ram~791_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(!\RAM1|process_0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~791_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~792 .extended_lut = "off";
defparam \RAM1|ram~792 .lut_mask = 64'h0000000055555555;
defparam \RAM1|ram~792 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N59
dffeas \RAM1|ram~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~67 .is_wysiwyg = "true";
defparam \RAM1|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N24
cyclonev_lcell_comb \RAM1|ram~43feeder (
// Equation(s):
// \RAM1|ram~43feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~43feeder .extended_lut = "off";
defparam \RAM1|ram~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \RAM1|ram~763 (
// Equation(s):
// \RAM1|ram~763_combout  = ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~23_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~763 .extended_lut = "off";
defparam \RAM1|ram~763 .lut_mask = 64'h0000000040000000;
defparam \RAM1|ram~763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N48
cyclonev_lcell_comb \RAM1|ram~764 (
// Equation(s):
// \RAM1|ram~764_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~763_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~763_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~764 .extended_lut = "off";
defparam \RAM1|ram~764 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~764 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N25
dffeas \RAM1|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~43 .is_wysiwyg = "true";
defparam \RAM1|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N54
cyclonev_lcell_comb \RAM1|ram~799 (
// Equation(s):
// \RAM1|ram~799_combout  = ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~12_combout  & ( (\ROM1|memROM~2_combout  & (!\ROM1|memROM~23_combout  & (\ROM1|memROM~18_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~799 .extended_lut = "off";
defparam \RAM1|ram~799 .lut_mask = 64'h0004000000000000;
defparam \RAM1|ram~799 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N12
cyclonev_lcell_comb \RAM1|ram~800 (
// Equation(s):
// \RAM1|ram~800_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~799_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~799_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~800 .extended_lut = "off";
defparam \RAM1|ram~800 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~800 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N32
dffeas \RAM1|ram~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~75 .is_wysiwyg = "true";
defparam \RAM1|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \RAM1|ram~612 (
// Equation(s):
// \RAM1|ram~612_combout  = ( \RAM1|ram~75_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~67_q ) ) ) ) # ( !\RAM1|ram~75_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~67_q  & !\ROM1|memROM~14_combout ) ) ) ) # ( \RAM1|ram~75_q  & 
// ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~35_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~43_q ))) ) ) ) # ( !\RAM1|ram~75_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~35_q )) # 
// (\ROM1|memROM~14_combout  & ((\RAM1|ram~43_q ))) ) ) )

	.dataa(!\RAM1|ram~35_q ),
	.datab(!\RAM1|ram~67_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~43_q ),
	.datae(!\RAM1|ram~75_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~612 .extended_lut = "off";
defparam \RAM1|ram~612 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \RAM1|ram~615 (
// Equation(s):
// \RAM1|ram~615_combout  = ( \RAM1|ram~613_combout  & ( \RAM1|ram~612_combout  & ( (!\ROM1|memROM~23_combout  & (((\RAM1|ram~611_combout )) # (\ROM1|memROM~18_combout ))) # (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~18_combout ) # ((\RAM1|ram~614_combout 
// )))) ) ) ) # ( !\RAM1|ram~613_combout  & ( \RAM1|ram~612_combout  & ( (!\ROM1|memROM~23_combout  & (((\RAM1|ram~611_combout )) # (\ROM1|memROM~18_combout ))) # (\ROM1|memROM~23_combout  & (\ROM1|memROM~18_combout  & (\RAM1|ram~614_combout ))) ) ) ) # ( 
// \RAM1|ram~613_combout  & ( !\RAM1|ram~612_combout  & ( (!\ROM1|memROM~23_combout  & (!\ROM1|memROM~18_combout  & ((\RAM1|ram~611_combout )))) # (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~18_combout ) # ((\RAM1|ram~614_combout )))) ) ) ) # ( 
// !\RAM1|ram~613_combout  & ( !\RAM1|ram~612_combout  & ( (!\ROM1|memROM~23_combout  & (!\ROM1|memROM~18_combout  & ((\RAM1|ram~611_combout )))) # (\ROM1|memROM~23_combout  & (\ROM1|memROM~18_combout  & (\RAM1|ram~614_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\RAM1|ram~614_combout ),
	.datad(!\RAM1|ram~611_combout ),
	.datae(!\RAM1|ram~613_combout ),
	.dataf(!\RAM1|ram~612_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~615 .extended_lut = "off";
defparam \RAM1|ram~615 .lut_mask = 64'h018945CD23AB67EF;
defparam \RAM1|ram~615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \RAM1|ram~795 (
// Equation(s):
// \RAM1|ram~795_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~2_combout  & (!\ROM1|memROM~14_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~795 .extended_lut = "off";
defparam \RAM1|ram~795 .lut_mask = 64'h0000000000002000;
defparam \RAM1|ram~795 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \RAM1|ram~796 (
// Equation(s):
// \RAM1|ram~796_combout  = (\RAM1|process_0~0_combout  & \RAM1|ram~795_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(!\RAM1|ram~795_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~796 .extended_lut = "off";
defparam \RAM1|ram~796 .lut_mask = 64'h000F000F000F000F;
defparam \RAM1|ram~796 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N38
dffeas \RAM1|ram~195 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~195 .is_wysiwyg = "true";
defparam \RAM1|ram~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \RAM1|ram~735 (
// Equation(s):
// \RAM1|ram~735_combout  = ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~12_combout  & !\ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~735 .extended_lut = "off";
defparam \RAM1|ram~735 .lut_mask = 64'h0000200000000000;
defparam \RAM1|ram~735 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \RAM1|ram~736 (
// Equation(s):
// \RAM1|ram~736_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~735_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~735_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~736 .extended_lut = "off";
defparam \RAM1|ram~736 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N58
dffeas \RAM1|ram~179 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~179 .is_wysiwyg = "true";
defparam \RAM1|ram~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \RAM1|ram~803 (
// Equation(s):
// \RAM1|ram~803_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~803 .extended_lut = "off";
defparam \RAM1|ram~803 .lut_mask = 64'h0000000000000020;
defparam \RAM1|ram~803 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \RAM1|ram~804 (
// Equation(s):
// \RAM1|ram~804_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~803_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~803_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~804 .extended_lut = "off";
defparam \RAM1|ram~804 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~804 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \RAM1|ram~203 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~203 .is_wysiwyg = "true";
defparam \RAM1|ram~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \RAM1|ram~739 (
// Equation(s):
// \RAM1|ram~739_combout  = ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~23_combout  & \ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~739 .extended_lut = "off";
defparam \RAM1|ram~739 .lut_mask = 64'h0000004000000000;
defparam \RAM1|ram~739 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \RAM1|ram~740 (
// Equation(s):
// \RAM1|ram~740_combout  = ( \RAM1|ram~739_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(!\RAM1|process_0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~739_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~740 .extended_lut = "off";
defparam \RAM1|ram~740 .lut_mask = 64'h0000000033333333;
defparam \RAM1|ram~740 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \RAM1|ram~187 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~187 .is_wysiwyg = "true";
defparam \RAM1|ram~187 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \RAM1|ram~622 (
// Equation(s):
// \RAM1|ram~622_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~203_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~195_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~187_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~179_q  ) ) )

	.dataa(!\RAM1|ram~195_q ),
	.datab(!\RAM1|ram~179_q ),
	.datac(!\RAM1|ram~203_q ),
	.datad(!\RAM1|ram~187_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~622 .extended_lut = "off";
defparam \RAM1|ram~622 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM1|ram~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \RAM1|ram~243feeder (
// Equation(s):
// \RAM1|ram~243feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~243feeder .extended_lut = "off";
defparam \RAM1|ram~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \RAM1|ram~751 (
// Equation(s):
// \RAM1|ram~751_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~12_combout  & (\ROM1|memROM~23_combout  & !\ROM1|memROM~14_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~751 .extended_lut = "off";
defparam \RAM1|ram~751 .lut_mask = 64'h0000000000000800;
defparam \RAM1|ram~751 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \RAM1|ram~752 (
// Equation(s):
// \RAM1|ram~752_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~751_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~751_combout ),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~752 .extended_lut = "off";
defparam \RAM1|ram~752 .lut_mask = 64'h00000F0F00000F0F;
defparam \RAM1|ram~752 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N58
dffeas \RAM1|ram~243 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~243 .is_wysiwyg = "true";
defparam \RAM1|ram~243 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \RAM1|ram~251feeder (
// Equation(s):
// \RAM1|ram~251feeder_combout  = \CPU|REGA|DOUT [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~251feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~251feeder .extended_lut = "off";
defparam \RAM1|ram~251feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM1|ram~251feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \RAM1|ram~755 (
// Equation(s):
// \RAM1|ram~755_combout  = ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & (\ROM1|memROM~14_combout  & !\ROM1|memROM~18_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~755 .extended_lut = "off";
defparam \RAM1|ram~755 .lut_mask = 64'h0000000001000000;
defparam \RAM1|ram~755 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N51
cyclonev_lcell_comb \RAM1|ram~756 (
// Equation(s):
// \RAM1|ram~756_combout  = ( \RAM1|ram~755_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~755_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~756 .extended_lut = "off";
defparam \RAM1|ram~756 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~756 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N37
dffeas \RAM1|ram~251 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~251 .is_wysiwyg = "true";
defparam \RAM1|ram~251 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N33
cyclonev_lcell_comb \RAM1|ram~811 (
// Equation(s):
// \RAM1|ram~811_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~18_combout  & (!\ROM1|memROM~14_combout  & \ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~811 .extended_lut = "off";
defparam \RAM1|ram~811 .lut_mask = 64'h0000000000000020;
defparam \RAM1|ram~811 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \RAM1|ram~812 (
// Equation(s):
// \RAM1|ram~812_combout  = ( \RAM1|ram~811_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~811_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~812 .extended_lut = "off";
defparam \RAM1|ram~812 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~812 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N52
dffeas \RAM1|ram~259 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~259 .is_wysiwyg = "true";
defparam \RAM1|ram~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \RAM1|ram~819 (
// Equation(s):
// \RAM1|ram~819_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~14_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & \ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~819 .extended_lut = "off";
defparam \RAM1|ram~819 .lut_mask = 64'h0000000000000002;
defparam \RAM1|ram~819 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \RAM1|ram~820 (
// Equation(s):
// \RAM1|ram~820_combout  = (\RAM1|process_0~0_combout  & \RAM1|ram~819_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(!\RAM1|ram~819_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~820 .extended_lut = "off";
defparam \RAM1|ram~820 .lut_mask = 64'h000F000F000F000F;
defparam \RAM1|ram~820 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \RAM1|ram~267 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~267 .is_wysiwyg = "true";
defparam \RAM1|ram~267 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \RAM1|ram~624 (
// Equation(s):
// \RAM1|ram~624_combout  = ( \RAM1|ram~267_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~259_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~267_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~259_q ) ) ) ) # ( 
// \RAM1|ram~267_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~243_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~251_q ))) ) ) ) # ( !\RAM1|ram~267_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~243_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~251_q ))) ) ) )

	.dataa(!\RAM1|ram~243_q ),
	.datab(!\RAM1|ram~251_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~259_q ),
	.datae(!\RAM1|ram~267_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~624 .extended_lut = "off";
defparam \RAM1|ram~624 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \RAM1|ram~155feeder (
// Equation(s):
// \RAM1|ram~155feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~155feeder .extended_lut = "off";
defparam \RAM1|ram~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \RAM1|ram~707 (
// Equation(s):
// \RAM1|ram~707_combout  = ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~23_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~707 .extended_lut = "off";
defparam \RAM1|ram~707 .lut_mask = 64'h0000008000000000;
defparam \RAM1|ram~707 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \RAM1|ram~708 (
// Equation(s):
// \RAM1|ram~708_combout  = ( \RAM1|ram~707_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~707_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~708 .extended_lut = "off";
defparam \RAM1|ram~708 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N37
dffeas \RAM1|ram~155 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~155 .is_wysiwyg = "true";
defparam \RAM1|ram~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \RAM1|ram~767 (
// Equation(s):
// \RAM1|ram~767_combout  = ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~14_combout  & !\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~767 .extended_lut = "off";
defparam \RAM1|ram~767 .lut_mask = 64'h0000200000000000;
defparam \RAM1|ram~767 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \RAM1|ram~768 (
// Equation(s):
// \RAM1|ram~768_combout  = ( \RAM1|ram~767_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~767_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~768 .extended_lut = "off";
defparam \RAM1|ram~768 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~768 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \RAM1|ram~163 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~163 .is_wysiwyg = "true";
defparam \RAM1|ram~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \RAM1|ram~147feeder (
// Equation(s):
// \RAM1|ram~147feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~147feeder .extended_lut = "off";
defparam \RAM1|ram~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \RAM1|ram~703 (
// Equation(s):
// \RAM1|ram~703_combout  = ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~23_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~703 .extended_lut = "off";
defparam \RAM1|ram~703 .lut_mask = 64'h0000800000000000;
defparam \RAM1|ram~703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \RAM1|ram~704 (
// Equation(s):
// \RAM1|ram~704_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~703_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~703_combout ),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~704 .extended_lut = "off";
defparam \RAM1|ram~704 .lut_mask = 64'h0000000000FF00FF;
defparam \RAM1|ram~704 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N34
dffeas \RAM1|ram~147 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~147 .is_wysiwyg = "true";
defparam \RAM1|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \RAM1|ram~771 (
// Equation(s):
// \RAM1|ram~771_combout  = ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~12_combout  & ( (\ROM1|memROM~18_combout  & (!\ROM1|memROM~23_combout  & (\ROM1|memROM~14_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~771 .extended_lut = "off";
defparam \RAM1|ram~771 .lut_mask = 64'h0000040000000000;
defparam \RAM1|ram~771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \RAM1|ram~772 (
// Equation(s):
// \RAM1|ram~772_combout  = ( \RAM1|ram~771_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|ram~771_combout ),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~772 .extended_lut = "off";
defparam \RAM1|ram~772 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~772 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \RAM1|ram~171 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~171 .is_wysiwyg = "true";
defparam \RAM1|ram~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \RAM1|ram~621 (
// Equation(s):
// \RAM1|ram~621_combout  = ( \RAM1|ram~171_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~163_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~171_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~163_q ) ) ) ) # ( 
// \RAM1|ram~171_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~147_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~155_q )) ) ) ) # ( !\RAM1|ram~171_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & 
// ((\RAM1|ram~147_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~155_q )) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\RAM1|ram~155_q ),
	.datac(!\RAM1|ram~163_q ),
	.datad(!\RAM1|ram~147_q ),
	.datae(!\RAM1|ram~171_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~621 .extended_lut = "off";
defparam \RAM1|ram~621 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \RAM1|ram~621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \RAM1|ram~719 (
// Equation(s):
// \RAM1|ram~719_combout  = ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~719 .extended_lut = "off";
defparam \RAM1|ram~719 .lut_mask = 64'h0040000000000000;
defparam \RAM1|ram~719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \RAM1|ram~720 (
// Equation(s):
// \RAM1|ram~720_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~719_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~719_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~720 .extended_lut = "off";
defparam \RAM1|ram~720 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~720 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N52
dffeas \RAM1|ram~211 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~211 .is_wysiwyg = "true";
defparam \RAM1|ram~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \RAM1|ram~783 (
// Equation(s):
// \RAM1|ram~783_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~12_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~783 .extended_lut = "off";
defparam \RAM1|ram~783 .lut_mask = 64'h0000000000002000;
defparam \RAM1|ram~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \RAM1|ram~784 (
// Equation(s):
// \RAM1|ram~784_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~783_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\RAM1|ram~783_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~784 .extended_lut = "off";
defparam \RAM1|ram~784 .lut_mask = 64'h000000000000FFFF;
defparam \RAM1|ram~784 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N47
dffeas \RAM1|ram~227 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~227 .is_wysiwyg = "true";
defparam \RAM1|ram~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \RAM1|ram~723 (
// Equation(s):
// \RAM1|ram~723_combout  = ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout  & (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~21_combout ))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~723 .extended_lut = "off";
defparam \RAM1|ram~723 .lut_mask = 64'h0000004000000000;
defparam \RAM1|ram~723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \RAM1|ram~724 (
// Equation(s):
// \RAM1|ram~724_combout  = ( \RAM1|ram~723_combout  & ( \RAM1|process_0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|process_0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~723_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~724 .extended_lut = "off";
defparam \RAM1|ram~724 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N28
dffeas \RAM1|ram~219 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~219 .is_wysiwyg = "true";
defparam \RAM1|ram~219 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N51
cyclonev_lcell_comb \RAM1|ram~787 (
// Equation(s):
// \RAM1|ram~787_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~14_combout  & (\ROM1|memROM~21_combout  & (!\ROM1|memROM~12_combout  & !\ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~787 .extended_lut = "off";
defparam \RAM1|ram~787 .lut_mask = 64'h0000000000001000;
defparam \RAM1|ram~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N18
cyclonev_lcell_comb \RAM1|ram~788 (
// Equation(s):
// \RAM1|ram~788_combout  = ( \RAM1|process_0~0_combout  & ( \RAM1|ram~787_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~787_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~788 .extended_lut = "off";
defparam \RAM1|ram~788 .lut_mask = 64'h000000000F0F0F0F;
defparam \RAM1|ram~788 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \RAM1|ram~235 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~235 .is_wysiwyg = "true";
defparam \RAM1|ram~235 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \RAM1|ram~623 (
// Equation(s):
// \RAM1|ram~623_combout  = ( \RAM1|ram~235_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~227_q ) ) ) ) # ( !\RAM1|ram~235_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~227_q  & !\ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~235_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~211_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~219_q ))) ) ) ) # ( !\RAM1|ram~235_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~211_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~219_q ))) ) ) )

	.dataa(!\RAM1|ram~211_q ),
	.datab(!\RAM1|ram~227_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~219_q ),
	.datae(!\RAM1|ram~235_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~623 .extended_lut = "off";
defparam \RAM1|ram~623 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \RAM1|ram~625 (
// Equation(s):
// \RAM1|ram~625_combout  = ( \RAM1|ram~621_combout  & ( \RAM1|ram~623_combout  & ( (!\ROM1|memROM~2_combout ) # ((!\ROM1|memROM~23_combout  & (\RAM1|ram~622_combout )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~624_combout )))) ) ) ) # ( 
// !\RAM1|ram~621_combout  & ( \RAM1|ram~623_combout  & ( (!\ROM1|memROM~23_combout  & (\RAM1|ram~622_combout  & ((\ROM1|memROM~2_combout )))) # (\ROM1|memROM~23_combout  & (((!\ROM1|memROM~2_combout ) # (\RAM1|ram~624_combout )))) ) ) ) # ( 
// \RAM1|ram~621_combout  & ( !\RAM1|ram~623_combout  & ( (!\ROM1|memROM~23_combout  & (((!\ROM1|memROM~2_combout )) # (\RAM1|ram~622_combout ))) # (\ROM1|memROM~23_combout  & (((\RAM1|ram~624_combout  & \ROM1|memROM~2_combout )))) ) ) ) # ( 
// !\RAM1|ram~621_combout  & ( !\RAM1|ram~623_combout  & ( (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & (\RAM1|ram~622_combout )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~624_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\RAM1|ram~622_combout ),
	.datac(!\RAM1|ram~624_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\RAM1|ram~621_combout ),
	.dataf(!\RAM1|ram~623_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~625 .extended_lut = "off";
defparam \RAM1|ram~625 .lut_mask = 64'h0027AA275527FF27;
defparam \RAM1|ram~625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \RAM1|ram~631 (
// Equation(s):
// \RAM1|ram~631_combout  = ( \RAM1|ram~615_combout  & ( \RAM1|ram~625_combout  & ( (!\ROM1|memROM~12_combout ) # ((!\ROM1|memROM~21_combout  & (\RAM1|ram~620_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~630_combout )))) ) ) ) # ( 
// !\RAM1|ram~615_combout  & ( \RAM1|ram~625_combout  & ( (!\ROM1|memROM~12_combout  & (((\ROM1|memROM~21_combout )))) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~620_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~630_combout 
// ))))) ) ) ) # ( \RAM1|ram~615_combout  & ( !\RAM1|ram~625_combout  & ( (!\ROM1|memROM~12_combout  & (((!\ROM1|memROM~21_combout )))) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~620_combout )) # (\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~630_combout ))))) ) ) ) # ( !\RAM1|ram~615_combout  & ( !\RAM1|ram~625_combout  & ( (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~620_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~630_combout ))))) ) ) )

	.dataa(!\RAM1|ram~620_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~630_combout ),
	.datae(!\RAM1|ram~615_combout ),
	.dataf(!\RAM1|ram~625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~631 .extended_lut = "off";
defparam \RAM1|ram~631 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \RAM1|ram~631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \dadoLido_DadoIN[4]~5 (
// Equation(s):
// \dadoLido_DadoIN[4]~5_combout  = ( \comb~11_combout  & ( \RAM1|ram~631_combout  & ( (\RAM1|dado_out~0_combout ) # (\SW[4]~input_o ) ) ) ) # ( !\comb~11_combout  & ( \RAM1|ram~631_combout  & ( \RAM1|dado_out~0_combout  ) ) ) # ( \comb~11_combout  & ( 
// !\RAM1|ram~631_combout  & ( \SW[4]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\RAM1|dado_out~0_combout ),
	.datad(gnd),
	.datae(!\comb~11_combout ),
	.dataf(!\RAM1|ram~631_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[4]~5 .extended_lut = "off";
defparam \dadoLido_DadoIN[4]~5 .lut_mask = 64'h000033330F0F3F3F;
defparam \dadoLido_DadoIN[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \ROM1|memROM~29 (
// Equation(s):
// \ROM1|memROM~29_combout  = ( \ROM1|memROM~22_combout  & ( (\ROM1|memROM~1_combout  & !\CPU|PC|DOUT [2]) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~29 .extended_lut = "off";
defparam \ROM1|memROM~29 .lut_mask = 64'h0000000030303030;
defparam \ROM1|memROM~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \ROM1|memROM~28 (
// Equation(s):
// \ROM1|memROM~28_combout  = ( \ROM1|memROM~1_combout  & ( (\ROM1|memROM~0_combout  & !\CPU|PC|DOUT[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~0_combout ),
	.datad(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~28 .extended_lut = "off";
defparam \ROM1|memROM~28 .lut_mask = 64'h000000000F000F00;
defparam \ROM1|memROM~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N46
dffeas \RAM1|ram~480 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~480 .is_wysiwyg = "true";
defparam \RAM1|ram~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N14
dffeas \RAM1|ram~512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~512 .is_wysiwyg = "true";
defparam \RAM1|ram~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N49
dffeas \RAM1|ram~224 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~224 .is_wysiwyg = "true";
defparam \RAM1|ram~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N43
dffeas \RAM1|ram~256 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~256 .is_wysiwyg = "true";
defparam \RAM1|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N15
cyclonev_lcell_comb \RAM1|ram~561 (
// Equation(s):
// \RAM1|ram~561_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~512_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~256_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~480_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~224_q  ) ) )

	.dataa(!\RAM1|ram~480_q ),
	.datab(!\RAM1|ram~512_q ),
	.datac(!\RAM1|ram~224_q ),
	.datad(!\RAM1|ram~256_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~561 .extended_lut = "off";
defparam \RAM1|ram~561 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM1|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \RAM1|ram~400 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~400 .is_wysiwyg = "true";
defparam \RAM1|ram~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \RAM1|ram~176 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~176 .is_wysiwyg = "true";
defparam \RAM1|ram~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \RAM1|ram~144feeder (
// Equation(s):
// \RAM1|ram~144feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~144feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~144feeder .extended_lut = "off";
defparam \RAM1|ram~144feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~144feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \RAM1|ram~144 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~144 .is_wysiwyg = "true";
defparam \RAM1|ram~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \RAM1|ram~432 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~432 .is_wysiwyg = "true";
defparam \RAM1|ram~432 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \RAM1|ram~558 (
// Equation(s):
// \RAM1|ram~558_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~432_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~176_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~400_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~144_q  ) ) )

	.dataa(!\RAM1|ram~400_q ),
	.datab(!\RAM1|ram~176_q ),
	.datac(!\RAM1|ram~144_q ),
	.datad(!\RAM1|ram~432_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~558 .extended_lut = "off";
defparam \RAM1|ram~558 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM1|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \RAM1|ram~416feeder (
// Equation(s):
// \RAM1|ram~416feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~416feeder .extended_lut = "off";
defparam \RAM1|ram~416feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~416feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N55
dffeas \RAM1|ram~416 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~416 .is_wysiwyg = "true";
defparam \RAM1|ram~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \RAM1|ram~448 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~448 .is_wysiwyg = "true";
defparam \RAM1|ram~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \RAM1|ram~160 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~160 .is_wysiwyg = "true";
defparam \RAM1|ram~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N40
dffeas \RAM1|ram~192 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~192 .is_wysiwyg = "true";
defparam \RAM1|ram~192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \RAM1|ram~559 (
// Equation(s):
// \RAM1|ram~559_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~448_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~192_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~416_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~160_q  ) ) )

	.dataa(!\RAM1|ram~416_q ),
	.datab(!\RAM1|ram~448_q ),
	.datac(!\RAM1|ram~160_q ),
	.datad(!\RAM1|ram~192_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~559 .extended_lut = "off";
defparam \RAM1|ram~559 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM1|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \RAM1|ram~240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~240 .is_wysiwyg = "true";
defparam \RAM1|ram~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \RAM1|ram~208 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~208 .is_wysiwyg = "true";
defparam \RAM1|ram~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \RAM1|ram~464 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~464 .is_wysiwyg = "true";
defparam \RAM1|ram~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N56
dffeas \RAM1|ram~496 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~496 .is_wysiwyg = "true";
defparam \RAM1|ram~496 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \RAM1|ram~560 (
// Equation(s):
// \RAM1|ram~560_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~496_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~240_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~464_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~208_q  ) ) )

	.dataa(!\RAM1|ram~240_q ),
	.datab(!\RAM1|ram~208_q ),
	.datac(!\RAM1|ram~464_q ),
	.datad(!\RAM1|ram~496_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~560 .extended_lut = "off";
defparam \RAM1|ram~560 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM1|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \RAM1|ram~562 (
// Equation(s):
// \RAM1|ram~562_combout  = ( \RAM1|ram~559_combout  & ( \RAM1|ram~560_combout  & ( (!\ROM1|memROM~18_combout  & (((\RAM1|ram~558_combout )) # (\ROM1|memROM~23_combout ))) # (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~561_combout 
// )))) ) ) ) # ( !\RAM1|ram~559_combout  & ( \RAM1|ram~560_combout  & ( (!\ROM1|memROM~18_combout  & (((\RAM1|ram~558_combout )) # (\ROM1|memROM~23_combout ))) # (\ROM1|memROM~18_combout  & (\ROM1|memROM~23_combout  & (\RAM1|ram~561_combout ))) ) ) ) # ( 
// \RAM1|ram~559_combout  & ( !\RAM1|ram~560_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~23_combout  & ((\RAM1|ram~558_combout )))) # (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~561_combout )))) ) ) ) # ( 
// !\RAM1|ram~559_combout  & ( !\RAM1|ram~560_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~23_combout  & ((\RAM1|ram~558_combout )))) # (\ROM1|memROM~18_combout  & (\ROM1|memROM~23_combout  & (\RAM1|ram~561_combout ))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~561_combout ),
	.datad(!\RAM1|ram~558_combout ),
	.datae(!\RAM1|ram~559_combout ),
	.dataf(!\RAM1|ram~560_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~562 .extended_lut = "off";
defparam \RAM1|ram~562 .lut_mask = 64'h018945CD23AB67EF;
defparam \RAM1|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \RAM1|ram~248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~248 .is_wysiwyg = "true";
defparam \RAM1|ram~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N46
dffeas \RAM1|ram~264 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~264 .is_wysiwyg = "true";
defparam \RAM1|ram~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \RAM1|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~504 .is_wysiwyg = "true";
defparam \RAM1|ram~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \RAM1|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~520 .is_wysiwyg = "true";
defparam \RAM1|ram~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \RAM1|ram~566 (
// Equation(s):
// \RAM1|ram~566_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~520_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~264_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~504_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~248_q  ) ) )

	.dataa(!\RAM1|ram~248_q ),
	.datab(!\RAM1|ram~264_q ),
	.datac(!\RAM1|ram~504_q ),
	.datad(!\RAM1|ram~520_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~566 .extended_lut = "off";
defparam \RAM1|ram~566 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM1|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N5
dffeas \RAM1|ram~200 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~200 .is_wysiwyg = "true";
defparam \RAM1|ram~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \RAM1|ram~440 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~440 .is_wysiwyg = "true";
defparam \RAM1|ram~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \RAM1|ram~184feeder (
// Equation(s):
// \RAM1|ram~184feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~184feeder .extended_lut = "off";
defparam \RAM1|ram~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~184feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N10
dffeas \RAM1|ram~184 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~184 .is_wysiwyg = "true";
defparam \RAM1|ram~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N56
dffeas \RAM1|ram~456 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~456 .is_wysiwyg = "true";
defparam \RAM1|ram~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N57
cyclonev_lcell_comb \RAM1|ram~564 (
// Equation(s):
// \RAM1|ram~564_combout  = ( \RAM1|ram~456_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~200_q ) ) ) ) # ( !\RAM1|ram~456_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~200_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~456_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~184_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~440_q )) ) ) ) # ( !\RAM1|ram~456_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~184_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~440_q )) ) ) )

	.dataa(!\RAM1|ram~200_q ),
	.datab(!\RAM1|ram~440_q ),
	.datac(!\RAM1|ram~184_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~456_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~564 .extended_lut = "off";
defparam \RAM1|ram~564 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \RAM1|ram~216 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~216 .is_wysiwyg = "true";
defparam \RAM1|ram~216 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \RAM1|ram~232feeder (
// Equation(s):
// \RAM1|ram~232feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~232feeder .extended_lut = "off";
defparam \RAM1|ram~232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N55
dffeas \RAM1|ram~232 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~232 .is_wysiwyg = "true";
defparam \RAM1|ram~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \RAM1|ram~472 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~472 .is_wysiwyg = "true";
defparam \RAM1|ram~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \RAM1|ram~488 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~488 .is_wysiwyg = "true";
defparam \RAM1|ram~488 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \RAM1|ram~565 (
// Equation(s):
// \RAM1|ram~565_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~488_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~232_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~472_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~216_q  ) ) )

	.dataa(!\RAM1|ram~216_q ),
	.datab(!\RAM1|ram~232_q ),
	.datac(!\RAM1|ram~472_q ),
	.datad(!\RAM1|ram~488_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~565 .extended_lut = "off";
defparam \RAM1|ram~565 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM1|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \RAM1|ram~424 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~424 .is_wysiwyg = "true";
defparam \RAM1|ram~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \RAM1|ram~152 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~152 .is_wysiwyg = "true";
defparam \RAM1|ram~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \RAM1|ram~168feeder (
// Equation(s):
// \RAM1|ram~168feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~168feeder .extended_lut = "off";
defparam \RAM1|ram~168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N34
dffeas \RAM1|ram~168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~168 .is_wysiwyg = "true";
defparam \RAM1|ram~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \RAM1|ram~408 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~408 .is_wysiwyg = "true";
defparam \RAM1|ram~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \RAM1|ram~563 (
// Equation(s):
// \RAM1|ram~563_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~424_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~168_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~408_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~152_q  ) ) )

	.dataa(!\RAM1|ram~424_q ),
	.datab(!\RAM1|ram~152_q ),
	.datac(!\RAM1|ram~168_q ),
	.datad(!\RAM1|ram~408_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~563 .extended_lut = "off";
defparam \RAM1|ram~563 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM1|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \RAM1|ram~567 (
// Equation(s):
// \RAM1|ram~567_combout  = ( \RAM1|ram~565_combout  & ( \RAM1|ram~563_combout  & ( (!\ROM1|memROM~2_combout ) # ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~564_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~566_combout ))) ) ) ) # ( 
// !\RAM1|ram~565_combout  & ( \RAM1|ram~563_combout  & ( (!\ROM1|memROM~23_combout  & ((!\ROM1|memROM~2_combout ) # ((\RAM1|ram~564_combout )))) # (\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & (\RAM1|ram~566_combout ))) ) ) ) # ( 
// \RAM1|ram~565_combout  & ( !\RAM1|ram~563_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & ((\RAM1|ram~564_combout )))) # (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~2_combout ) # ((\RAM1|ram~566_combout )))) ) ) ) # ( 
// !\RAM1|ram~565_combout  & ( !\RAM1|ram~563_combout  & ( (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~564_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~566_combout )))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM1|ram~566_combout ),
	.datad(!\RAM1|ram~564_combout ),
	.datae(!\RAM1|ram~565_combout ),
	.dataf(!\RAM1|ram~563_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~567 .extended_lut = "off";
defparam \RAM1|ram~567 .lut_mask = 64'h0123456789ABCDEF;
defparam \RAM1|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N59
dffeas \RAM1|ram~304 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~304 .is_wysiwyg = "true";
defparam \RAM1|ram~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N13
dffeas \RAM1|ram~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~64 .is_wysiwyg = "true";
defparam \RAM1|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \RAM1|ram~320feeder (
// Equation(s):
// \RAM1|ram~320feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~320feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~320feeder .extended_lut = "off";
defparam \RAM1|ram~320feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~320feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N55
dffeas \RAM1|ram~320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~320 .is_wysiwyg = "true";
defparam \RAM1|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \RAM1|ram~48feeder (
// Equation(s):
// \RAM1|ram~48feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~48feeder .extended_lut = "off";
defparam \RAM1|ram~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N46
dffeas \RAM1|ram~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~48 .is_wysiwyg = "true";
defparam \RAM1|ram~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \RAM1|ram~549 (
// Equation(s):
// \RAM1|ram~549_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~320_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~64_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~304_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~48_q  ) ) )

	.dataa(!\RAM1|ram~304_q ),
	.datab(!\RAM1|ram~64_q ),
	.datac(!\RAM1|ram~320_q ),
	.datad(!\RAM1|ram~48_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~549 .extended_lut = "off";
defparam \RAM1|ram~549 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM1|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N10
dffeas \RAM1|ram~112 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~112 .is_wysiwyg = "true";
defparam \RAM1|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N0
cyclonev_lcell_comb \RAM1|ram~128feeder (
// Equation(s):
// \RAM1|ram~128feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~128feeder .extended_lut = "off";
defparam \RAM1|ram~128feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \RAM1|ram~128 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~128 .is_wysiwyg = "true";
defparam \RAM1|ram~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \RAM1|ram~368feeder (
// Equation(s):
// \RAM1|ram~368feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~368feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~368feeder .extended_lut = "off";
defparam \RAM1|ram~368feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~368feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N11
dffeas \RAM1|ram~368 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~368 .is_wysiwyg = "true";
defparam \RAM1|ram~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \RAM1|ram~384 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~384 .is_wysiwyg = "true";
defparam \RAM1|ram~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \RAM1|ram~551 (
// Equation(s):
// \RAM1|ram~551_combout  = ( \RAM1|ram~384_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~128_q ) ) ) ) # ( !\RAM1|ram~384_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~128_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~384_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & (\RAM1|ram~112_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~368_q ))) ) ) ) # ( !\RAM1|ram~384_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & 
// (\RAM1|ram~112_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~368_q ))) ) ) )

	.dataa(!\RAM1|ram~112_q ),
	.datab(!\RAM1|ram~128_q ),
	.datac(!\RAM1|ram~368_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~384_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~551 .extended_lut = "off";
defparam \RAM1|ram~551 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \RAM1|ram~336 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~336 .is_wysiwyg = "true";
defparam \RAM1|ram~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \RAM1|ram~80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~80 .is_wysiwyg = "true";
defparam \RAM1|ram~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \RAM1|ram~352 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~352 .is_wysiwyg = "true";
defparam \RAM1|ram~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \RAM1|ram~96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~96 .is_wysiwyg = "true";
defparam \RAM1|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \RAM1|ram~550 (
// Equation(s):
// \RAM1|ram~550_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~352_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~96_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~336_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~80_q  ) ) )

	.dataa(!\RAM1|ram~336_q ),
	.datab(!\RAM1|ram~80_q ),
	.datac(!\RAM1|ram~352_q ),
	.datad(!\RAM1|ram~96_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~550 .extended_lut = "off";
defparam \RAM1|ram~550 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM1|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N2
dffeas \RAM1|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~32 .is_wysiwyg = "true";
defparam \RAM1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N55
dffeas \RAM1|ram~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~16 .is_wysiwyg = "true";
defparam \RAM1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \RAM1|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~272 .is_wysiwyg = "true";
defparam \RAM1|ram~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N26
dffeas \RAM1|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~288 .is_wysiwyg = "true";
defparam \RAM1|ram~288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \RAM1|ram~548 (
// Equation(s):
// \RAM1|ram~548_combout  = ( \RAM1|ram~288_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~32_q ) ) ) ) # ( !\RAM1|ram~288_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~32_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~288_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & (\RAM1|ram~16_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~272_q ))) ) ) ) # ( !\RAM1|ram~288_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~12_combout  & 
// (\RAM1|ram~16_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~272_q ))) ) ) )

	.dataa(!\RAM1|ram~32_q ),
	.datab(!\RAM1|ram~16_q ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~272_q ),
	.datae(!\RAM1|ram~288_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~548 .extended_lut = "off";
defparam \RAM1|ram~548 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \RAM1|ram~552 (
// Equation(s):
// \RAM1|ram~552_combout  = ( \RAM1|ram~550_combout  & ( \RAM1|ram~548_combout  & ( (!\ROM1|memROM~2_combout ) # ((!\ROM1|memROM~23_combout  & (\RAM1|ram~549_combout )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~551_combout )))) ) ) ) # ( 
// !\RAM1|ram~550_combout  & ( \RAM1|ram~548_combout  & ( (!\ROM1|memROM~23_combout  & ((!\ROM1|memROM~2_combout ) # ((\RAM1|ram~549_combout )))) # (\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & ((\RAM1|ram~551_combout )))) ) ) ) # ( 
// \RAM1|ram~550_combout  & ( !\RAM1|ram~548_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~2_combout  & (\RAM1|ram~549_combout ))) # (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~2_combout ) # ((\RAM1|ram~551_combout )))) ) ) ) # ( 
// !\RAM1|ram~550_combout  & ( !\RAM1|ram~548_combout  & ( (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & (\RAM1|ram~549_combout )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~551_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM1|ram~549_combout ),
	.datad(!\RAM1|ram~551_combout ),
	.datae(!\RAM1|ram~550_combout ),
	.dataf(!\RAM1|ram~548_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~552 .extended_lut = "off";
defparam \RAM1|ram~552 .lut_mask = 64'h021346578A9BCEDF;
defparam \RAM1|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \RAM1|ram~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~88 .is_wysiwyg = "true";
defparam \RAM1|ram~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \RAM1|ram~344 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~344 .is_wysiwyg = "true";
defparam \RAM1|ram~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \RAM1|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~24 .is_wysiwyg = "true";
defparam \RAM1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \RAM1|ram~280feeder (
// Equation(s):
// \RAM1|ram~280feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~280feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~280feeder .extended_lut = "off";
defparam \RAM1|ram~280feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~280feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N16
dffeas \RAM1|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~280 .is_wysiwyg = "true";
defparam \RAM1|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \RAM1|ram~553 (
// Equation(s):
// \RAM1|ram~553_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~344_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~88_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~23_combout  & ( 
// \RAM1|ram~280_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~24_q  ) ) )

	.dataa(!\RAM1|ram~88_q ),
	.datab(!\RAM1|ram~344_q ),
	.datac(!\RAM1|ram~24_q ),
	.datad(!\RAM1|ram~280_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~553 .extended_lut = "off";
defparam \RAM1|ram~553 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM1|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N39
cyclonev_lcell_comb \RAM1|ram~72feeder (
// Equation(s):
// \RAM1|ram~72feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~72feeder .extended_lut = "off";
defparam \RAM1|ram~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N40
dffeas \RAM1|ram~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~72 .is_wysiwyg = "true";
defparam \RAM1|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N18
cyclonev_lcell_comb \RAM1|ram~328feeder (
// Equation(s):
// \RAM1|ram~328feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~328feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~328feeder .extended_lut = "off";
defparam \RAM1|ram~328feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~328feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N19
dffeas \RAM1|ram~328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~328 .is_wysiwyg = "true";
defparam \RAM1|ram~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \RAM1|ram~392 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~392 .is_wysiwyg = "true";
defparam \RAM1|ram~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N41
dffeas \RAM1|ram~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~136 .is_wysiwyg = "true";
defparam \RAM1|ram~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \RAM1|ram~556 (
// Equation(s):
// \RAM1|ram~556_combout  = ( \RAM1|ram~136_q  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~12_combout ) # (\RAM1|ram~392_q ) ) ) ) # ( !\RAM1|ram~136_q  & ( \ROM1|memROM~23_combout  & ( (\ROM1|memROM~12_combout  & \RAM1|ram~392_q ) ) ) ) # ( 
// \RAM1|ram~136_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~12_combout  & (\RAM1|ram~72_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~328_q ))) ) ) ) # ( !\RAM1|ram~136_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~12_combout  & 
// (\RAM1|ram~72_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~328_q ))) ) ) )

	.dataa(!\RAM1|ram~72_q ),
	.datab(!\RAM1|ram~328_q ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~392_q ),
	.datae(!\RAM1|ram~136_q ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~556 .extended_lut = "off";
defparam \RAM1|ram~556 .lut_mask = 64'h53535353000FF0FF;
defparam \RAM1|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N38
dffeas \RAM1|ram~376 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~376 .is_wysiwyg = "true";
defparam \RAM1|ram~376 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \RAM1|ram~312feeder (
// Equation(s):
// \RAM1|ram~312feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~312feeder .extended_lut = "off";
defparam \RAM1|ram~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \RAM1|ram~312 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~312 .is_wysiwyg = "true";
defparam \RAM1|ram~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N8
dffeas \RAM1|ram~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~56 .is_wysiwyg = "true";
defparam \RAM1|ram~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N26
dffeas \RAM1|ram~120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~120 .is_wysiwyg = "true";
defparam \RAM1|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N39
cyclonev_lcell_comb \RAM1|ram~554 (
// Equation(s):
// \RAM1|ram~554_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~376_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~120_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~312_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~56_q  ) ) )

	.dataa(!\RAM1|ram~376_q ),
	.datab(!\RAM1|ram~312_q ),
	.datac(!\RAM1|ram~56_q ),
	.datad(!\RAM1|ram~120_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~554 .extended_lut = "off";
defparam \RAM1|ram~554 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM1|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \RAM1|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~296 .is_wysiwyg = "true";
defparam \RAM1|ram~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N44
dffeas \RAM1|ram~360 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~360 .is_wysiwyg = "true";
defparam \RAM1|ram~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N12
cyclonev_lcell_comb \RAM1|ram~40feeder (
// Equation(s):
// \RAM1|ram~40feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~40feeder .extended_lut = "off";
defparam \RAM1|ram~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N14
dffeas \RAM1|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~40 .is_wysiwyg = "true";
defparam \RAM1|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N20
dffeas \RAM1|ram~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~104 .is_wysiwyg = "true";
defparam \RAM1|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N45
cyclonev_lcell_comb \RAM1|ram~555 (
// Equation(s):
// \RAM1|ram~555_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~360_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~104_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~296_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~40_q  ) ) )

	.dataa(!\RAM1|ram~296_q ),
	.datab(!\RAM1|ram~360_q ),
	.datac(!\RAM1|ram~40_q ),
	.datad(!\RAM1|ram~104_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~555 .extended_lut = "off";
defparam \RAM1|ram~555 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM1|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \RAM1|ram~557 (
// Equation(s):
// \RAM1|ram~557_combout  = ( \RAM1|ram~554_combout  & ( \RAM1|ram~555_combout  & ( (!\ROM1|memROM~18_combout  & (((\RAM1|ram~553_combout )) # (\ROM1|memROM~2_combout ))) # (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~2_combout ) # ((\RAM1|ram~556_combout 
// )))) ) ) ) # ( !\RAM1|ram~554_combout  & ( \RAM1|ram~555_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~2_combout  & (\RAM1|ram~553_combout ))) # (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~2_combout ) # ((\RAM1|ram~556_combout )))) ) ) ) # ( 
// \RAM1|ram~554_combout  & ( !\RAM1|ram~555_combout  & ( (!\ROM1|memROM~18_combout  & (((\RAM1|ram~553_combout )) # (\ROM1|memROM~2_combout ))) # (\ROM1|memROM~18_combout  & (\ROM1|memROM~2_combout  & ((\RAM1|ram~556_combout )))) ) ) ) # ( 
// !\RAM1|ram~554_combout  & ( !\RAM1|ram~555_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~2_combout  & (\RAM1|ram~553_combout ))) # (\ROM1|memROM~18_combout  & (\ROM1|memROM~2_combout  & ((\RAM1|ram~556_combout )))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM1|ram~553_combout ),
	.datad(!\RAM1|ram~556_combout ),
	.datae(!\RAM1|ram~554_combout ),
	.dataf(!\RAM1|ram~555_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~557 .extended_lut = "off";
defparam \RAM1|ram~557 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM1|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \RAM1|ram~568 (
// Equation(s):
// \RAM1|ram~568_combout  = ( \RAM1|ram~552_combout  & ( \RAM1|ram~557_combout  & ( (!\ROM1|memROM~21_combout ) # ((!\ROM1|memROM~14_combout  & (\RAM1|ram~562_combout )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~567_combout )))) ) ) ) # ( 
// !\RAM1|ram~552_combout  & ( \RAM1|ram~557_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~14_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~14_combout  & (\RAM1|ram~562_combout )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~567_combout 
// ))))) ) ) ) # ( \RAM1|ram~552_combout  & ( !\RAM1|ram~557_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~14_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~14_combout  & (\RAM1|ram~562_combout )) # (\ROM1|memROM~14_combout  & 
// ((\RAM1|ram~567_combout ))))) ) ) ) # ( !\RAM1|ram~552_combout  & ( !\RAM1|ram~557_combout  & ( (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~14_combout  & (\RAM1|ram~562_combout )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~567_combout ))))) ) ) )

	.dataa(!\RAM1|ram~562_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~567_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~552_combout ),
	.dataf(!\RAM1|ram~557_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~568 .extended_lut = "off";
defparam \RAM1|ram~568 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \RAM1|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \dadoLido_DadoIN[1]~2 (
// Equation(s):
// \dadoLido_DadoIN[1]~2_combout  = ( \RAM1|dado_out~0_combout  & ( \RAM1|ram~568_combout  ) ) # ( !\RAM1|dado_out~0_combout  & ( \RAM1|ram~568_combout  & ( (\comb~11_combout  & \SW[1]~input_o ) ) ) ) # ( \RAM1|dado_out~0_combout  & ( !\RAM1|ram~568_combout  
// & ( (\comb~11_combout  & \SW[1]~input_o ) ) ) ) # ( !\RAM1|dado_out~0_combout  & ( !\RAM1|ram~568_combout  & ( (\comb~11_combout  & \SW[1]~input_o ) ) ) )

	.dataa(!\comb~11_combout ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\RAM1|dado_out~0_combout ),
	.dataf(!\RAM1|ram~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[1]~2 .extended_lut = "off";
defparam \dadoLido_DadoIN[1]~2 .lut_mask = 64'h050505050505FFFF;
defparam \dadoLido_DadoIN[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y2_N58
dffeas \RAM1|ram~359 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~359 .is_wysiwyg = "true";
defparam \RAM1|ram~359 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N21
cyclonev_lcell_comb \RAM1|ram~351feeder (
// Equation(s):
// \RAM1|ram~351feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~351feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~351feeder .extended_lut = "off";
defparam \RAM1|ram~351feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~351feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N22
dffeas \RAM1|ram~351 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~351 .is_wysiwyg = "true";
defparam \RAM1|ram~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N36
cyclonev_lcell_comb \RAM1|ram~103feeder (
// Equation(s):
// \RAM1|ram~103feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~103feeder .extended_lut = "off";
defparam \RAM1|ram~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N38
dffeas \RAM1|ram~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~103 .is_wysiwyg = "true";
defparam \RAM1|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N51
cyclonev_lcell_comb \RAM1|ram~95feeder (
// Equation(s):
// \RAM1|ram~95feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~95feeder .extended_lut = "off";
defparam \RAM1|ram~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N52
dffeas \RAM1|ram~95 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~95 .is_wysiwyg = "true";
defparam \RAM1|ram~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N54
cyclonev_lcell_comb \RAM1|ram~539 (
// Equation(s):
// \RAM1|ram~539_combout  = ( \RAM1|ram~95_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~351_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~359_q )) ) ) ) # ( !\RAM1|ram~95_q  & ( \ROM1|memROM~12_combout  & ( 
// (!\ROM1|memROM~14_combout  & ((\RAM1|ram~351_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~359_q )) ) ) ) # ( \RAM1|ram~95_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout ) # (\RAM1|ram~103_q ) ) ) ) # ( !\RAM1|ram~95_q  & ( 
// !\ROM1|memROM~12_combout  & ( (\RAM1|ram~103_q  & \ROM1|memROM~14_combout ) ) ) )

	.dataa(!\RAM1|ram~359_q ),
	.datab(!\RAM1|ram~351_q ),
	.datac(!\RAM1|ram~103_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~95_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~539 .extended_lut = "off";
defparam \RAM1|ram~539 .lut_mask = 64'h000FFF0F33553355;
defparam \RAM1|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \RAM1|ram~487 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~487 .is_wysiwyg = "true";
defparam \RAM1|ram~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N46
dffeas \RAM1|ram~479 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~479 .is_wysiwyg = "true";
defparam \RAM1|ram~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N41
dffeas \RAM1|ram~223 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~223 .is_wysiwyg = "true";
defparam \RAM1|ram~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N46
dffeas \RAM1|ram~231 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~231 .is_wysiwyg = "true";
defparam \RAM1|ram~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \RAM1|ram~540 (
// Equation(s):
// \RAM1|ram~540_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~487_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~479_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~231_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~223_q  ) ) )

	.dataa(!\RAM1|ram~487_q ),
	.datab(!\RAM1|ram~479_q ),
	.datac(!\RAM1|ram~223_q ),
	.datad(!\RAM1|ram~231_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~540 .extended_lut = "off";
defparam \RAM1|ram~540 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM1|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \RAM1|ram~423 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~423 .is_wysiwyg = "true";
defparam \RAM1|ram~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N29
dffeas \RAM1|ram~167 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~167 .is_wysiwyg = "true";
defparam \RAM1|ram~167 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \RAM1|ram~159feeder (
// Equation(s):
// \RAM1|ram~159feeder_combout  = \CPU|REGA|DOUT [0]

	.dataa(!\CPU|REGA|DOUT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~159feeder .extended_lut = "off";
defparam \RAM1|ram~159feeder .lut_mask = 64'h5555555555555555;
defparam \RAM1|ram~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N5
dffeas \RAM1|ram~159 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~159 .is_wysiwyg = "true";
defparam \RAM1|ram~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N47
dffeas \RAM1|ram~415 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~415 .is_wysiwyg = "true";
defparam \RAM1|ram~415 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \RAM1|ram~538 (
// Equation(s):
// \RAM1|ram~538_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~423_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~415_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~167_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~159_q  ) ) )

	.dataa(!\RAM1|ram~423_q ),
	.datab(!\RAM1|ram~167_q ),
	.datac(!\RAM1|ram~159_q ),
	.datad(!\RAM1|ram~415_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~538 .extended_lut = "off";
defparam \RAM1|ram~538 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM1|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \RAM1|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~31 .is_wysiwyg = "true";
defparam \RAM1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N16
dffeas \RAM1|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~39 .is_wysiwyg = "true";
defparam \RAM1|ram~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N29
dffeas \RAM1|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~295 .is_wysiwyg = "true";
defparam \RAM1|ram~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N35
dffeas \RAM1|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~287 .is_wysiwyg = "true";
defparam \RAM1|ram~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \RAM1|ram~537 (
// Equation(s):
// \RAM1|ram~537_combout  = ( \RAM1|ram~287_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout ) # (\RAM1|ram~295_q ) ) ) ) # ( !\RAM1|ram~287_q  & ( \ROM1|memROM~12_combout  & ( (\ROM1|memROM~14_combout  & \RAM1|ram~295_q ) ) ) ) # ( 
// \RAM1|ram~287_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~31_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~39_q ))) ) ) ) # ( !\RAM1|ram~287_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~31_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~39_q ))) ) ) )

	.dataa(!\RAM1|ram~31_q ),
	.datab(!\RAM1|ram~39_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~295_q ),
	.datae(!\RAM1|ram~287_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~537 .extended_lut = "off";
defparam \RAM1|ram~537 .lut_mask = 64'h53535353000FF0FF;
defparam \RAM1|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N54
cyclonev_lcell_comb \RAM1|ram~541 (
// Equation(s):
// \RAM1|ram~541_combout  = ( \RAM1|ram~538_combout  & ( \RAM1|ram~537_combout  & ( (!\ROM1|memROM~23_combout ) # ((!\ROM1|memROM~21_combout  & (\RAM1|ram~539_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~540_combout )))) ) ) ) # ( 
// !\RAM1|ram~538_combout  & ( \RAM1|ram~537_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~539_combout )))) # (\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~540_combout )))) ) ) ) # ( 
// \RAM1|ram~538_combout  & ( !\RAM1|ram~537_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & (\RAM1|ram~539_combout ))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~540_combout )))) ) ) ) # ( 
// !\RAM1|ram~538_combout  & ( !\RAM1|ram~537_combout  & ( (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~539_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~540_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~539_combout ),
	.datad(!\RAM1|ram~540_combout ),
	.datae(!\RAM1|ram~538_combout ),
	.dataf(!\RAM1|ram~537_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~541 .extended_lut = "off";
defparam \RAM1|ram~541 .lut_mask = 64'h021346578A9BCEDF;
defparam \RAM1|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N17
dffeas \RAM1|ram~407 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~407 .is_wysiwyg = "true";
defparam \RAM1|ram~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \RAM1|ram~143 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~143 .is_wysiwyg = "true";
defparam \RAM1|ram~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N10
dffeas \RAM1|ram~151 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~151 .is_wysiwyg = "true";
defparam \RAM1|ram~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \RAM1|ram~399 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~399 .is_wysiwyg = "true";
defparam \RAM1|ram~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \RAM1|ram~528 (
// Equation(s):
// \RAM1|ram~528_combout  = ( \RAM1|ram~399_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout ) # (\RAM1|ram~407_q ) ) ) ) # ( !\RAM1|ram~399_q  & ( \ROM1|memROM~12_combout  & ( (\RAM1|ram~407_q  & \ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~399_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~143_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~151_q ))) ) ) ) # ( !\RAM1|ram~399_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~143_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~151_q ))) ) ) )

	.dataa(!\RAM1|ram~407_q ),
	.datab(!\RAM1|ram~143_q ),
	.datac(!\RAM1|ram~151_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~399_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~528 .extended_lut = "off";
defparam \RAM1|ram~528 .lut_mask = 64'h330F330F0055FF55;
defparam \RAM1|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \RAM1|ram~335 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~335 .is_wysiwyg = "true";
defparam \RAM1|ram~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N40
dffeas \RAM1|ram~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~87 .is_wysiwyg = "true";
defparam \RAM1|ram~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N34
dffeas \RAM1|ram~343 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~343 .is_wysiwyg = "true";
defparam \RAM1|ram~343 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \RAM1|ram~79feeder (
// Equation(s):
// \RAM1|ram~79feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~79feeder .extended_lut = "off";
defparam \RAM1|ram~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N31
dffeas \RAM1|ram~79 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~79 .is_wysiwyg = "true";
defparam \RAM1|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \RAM1|ram~529 (
// Equation(s):
// \RAM1|ram~529_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~14_combout  & ( \RAM1|ram~343_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~14_combout  & ( \RAM1|ram~87_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~14_combout  & ( 
// \RAM1|ram~335_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~14_combout  & ( \RAM1|ram~79_q  ) ) )

	.dataa(!\RAM1|ram~335_q ),
	.datab(!\RAM1|ram~87_q ),
	.datac(!\RAM1|ram~343_q ),
	.datad(!\RAM1|ram~79_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~529 .extended_lut = "off";
defparam \RAM1|ram~529 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM1|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \RAM1|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~271 .is_wysiwyg = "true";
defparam \RAM1|ram~271 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \RAM1|ram~279feeder (
// Equation(s):
// \RAM1|ram~279feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~279feeder .extended_lut = "off";
defparam \RAM1|ram~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \RAM1|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~279 .is_wysiwyg = "true";
defparam \RAM1|ram~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \RAM1|ram~23feeder (
// Equation(s):
// \RAM1|ram~23feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~23feeder .extended_lut = "off";
defparam \RAM1|ram~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N1
dffeas \RAM1|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~23 .is_wysiwyg = "true";
defparam \RAM1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N43
dffeas \RAM1|ram~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~15 .is_wysiwyg = "true";
defparam \RAM1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \RAM1|ram~527 (
// Equation(s):
// \RAM1|ram~527_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~279_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~271_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~23_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~15_q  ) ) )

	.dataa(!\RAM1|ram~271_q ),
	.datab(!\RAM1|ram~279_q ),
	.datac(!\RAM1|ram~23_q ),
	.datad(!\RAM1|ram~15_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~527 .extended_lut = "off";
defparam \RAM1|ram~527 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM1|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N52
dffeas \RAM1|ram~471 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~471 .is_wysiwyg = "true";
defparam \RAM1|ram~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \RAM1|ram~207feeder (
// Equation(s):
// \RAM1|ram~207feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~207feeder .extended_lut = "off";
defparam \RAM1|ram~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \RAM1|ram~207 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~207 .is_wysiwyg = "true";
defparam \RAM1|ram~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \RAM1|ram~215 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~215 .is_wysiwyg = "true";
defparam \RAM1|ram~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N47
dffeas \RAM1|ram~463 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~463 .is_wysiwyg = "true";
defparam \RAM1|ram~463 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \RAM1|ram~530 (
// Equation(s):
// \RAM1|ram~530_combout  = ( \RAM1|ram~463_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout ) # (\RAM1|ram~471_q ) ) ) ) # ( !\RAM1|ram~463_q  & ( \ROM1|memROM~12_combout  & ( (\RAM1|ram~471_q  & \ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~463_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~207_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~215_q ))) ) ) ) # ( !\RAM1|ram~463_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~207_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~215_q ))) ) ) )

	.dataa(!\RAM1|ram~471_q ),
	.datab(!\RAM1|ram~207_q ),
	.datac(!\RAM1|ram~215_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~463_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~530 .extended_lut = "off";
defparam \RAM1|ram~530 .lut_mask = 64'h330F330F0055FF55;
defparam \RAM1|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \RAM1|ram~531 (
// Equation(s):
// \RAM1|ram~531_combout  = ( \RAM1|ram~527_combout  & ( \RAM1|ram~530_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~529_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~528_combout )) # (\ROM1|memROM~23_combout 
// ))) ) ) ) # ( !\RAM1|ram~527_combout  & ( \RAM1|ram~530_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~529_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~528_combout )) # (\ROM1|memROM~23_combout ))) ) ) ) # ( 
// \RAM1|ram~527_combout  & ( !\RAM1|ram~530_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~529_combout )))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~528_combout ))) ) ) ) # ( 
// !\RAM1|ram~527_combout  & ( !\RAM1|ram~530_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~529_combout )))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~528_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~528_combout ),
	.datad(!\RAM1|ram~529_combout ),
	.datae(!\RAM1|ram~527_combout ),
	.dataf(!\RAM1|ram~530_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~531 .extended_lut = "off";
defparam \RAM1|ram~531 .lut_mask = 64'h04268CAE15379DBF;
defparam \RAM1|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \RAM1|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~519 .is_wysiwyg = "true";
defparam \RAM1|ram~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \RAM1|ram~391 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~391 .is_wysiwyg = "true";
defparam \RAM1|ram~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N49
dffeas \RAM1|ram~263 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~263 .is_wysiwyg = "true";
defparam \RAM1|ram~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \RAM1|ram~135feeder (
// Equation(s):
// \RAM1|ram~135feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~135feeder .extended_lut = "off";
defparam \RAM1|ram~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N10
dffeas \RAM1|ram~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~135 .is_wysiwyg = "true";
defparam \RAM1|ram~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N33
cyclonev_lcell_comb \RAM1|ram~545 (
// Equation(s):
// \RAM1|ram~545_combout  = ( \RAM1|ram~135_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~263_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~519_q )) ) ) ) # ( !\RAM1|ram~135_q  & ( \ROM1|memROM~21_combout  & ( 
// (!\ROM1|memROM~12_combout  & ((\RAM1|ram~263_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~519_q )) ) ) ) # ( \RAM1|ram~135_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout ) # (\RAM1|ram~391_q ) ) ) ) # ( !\RAM1|ram~135_q  & ( 
// !\ROM1|memROM~21_combout  & ( (\RAM1|ram~391_q  & \ROM1|memROM~12_combout ) ) ) )

	.dataa(!\RAM1|ram~519_q ),
	.datab(!\RAM1|ram~391_q ),
	.datac(!\RAM1|ram~263_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~135_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~545 .extended_lut = "off";
defparam \RAM1|ram~545 .lut_mask = 64'h0033FF330F550F55;
defparam \RAM1|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N42
cyclonev_lcell_comb \RAM1|ram~327feeder (
// Equation(s):
// \RAM1|ram~327feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~327feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~327feeder .extended_lut = "off";
defparam \RAM1|ram~327feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~327feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N43
dffeas \RAM1|ram~327 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~327 .is_wysiwyg = "true";
defparam \RAM1|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N0
cyclonev_lcell_comb \RAM1|ram~71feeder (
// Equation(s):
// \RAM1|ram~71feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~71feeder .extended_lut = "off";
defparam \RAM1|ram~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \RAM1|ram~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~71 .is_wysiwyg = "true";
defparam \RAM1|ram~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N14
dffeas \RAM1|ram~455 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~455 .is_wysiwyg = "true";
defparam \RAM1|ram~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N59
dffeas \RAM1|ram~199 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~199 .is_wysiwyg = "true";
defparam \RAM1|ram~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N15
cyclonev_lcell_comb \RAM1|ram~543 (
// Equation(s):
// \RAM1|ram~543_combout  = ( \RAM1|ram~199_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout ) # (\RAM1|ram~455_q ) ) ) ) # ( !\RAM1|ram~199_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~455_q  & \ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~199_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~71_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~327_q )) ) ) ) # ( !\RAM1|ram~199_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~71_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~327_q )) ) ) )

	.dataa(!\RAM1|ram~327_q ),
	.datab(!\RAM1|ram~71_q ),
	.datac(!\RAM1|ram~455_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~199_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~543 .extended_lut = "off";
defparam \RAM1|ram~543 .lut_mask = 64'h33553355000FFF0F;
defparam \RAM1|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N33
cyclonev_lcell_comb \RAM1|ram~127feeder (
// Equation(s):
// \RAM1|ram~127feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~127feeder .extended_lut = "off";
defparam \RAM1|ram~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N34
dffeas \RAM1|ram~127 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~127 .is_wysiwyg = "true";
defparam \RAM1|ram~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N10
dffeas \RAM1|ram~383 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~383 .is_wysiwyg = "true";
defparam \RAM1|ram~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N31
dffeas \RAM1|ram~511 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~511 .is_wysiwyg = "true";
defparam \RAM1|ram~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \RAM1|ram~255 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~255 .is_wysiwyg = "true";
defparam \RAM1|ram~255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N33
cyclonev_lcell_comb \RAM1|ram~544 (
// Equation(s):
// \RAM1|ram~544_combout  = ( \RAM1|ram~255_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~383_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~511_q ))) ) ) ) # ( !\RAM1|ram~255_q  & ( \ROM1|memROM~12_combout  & ( 
// (!\ROM1|memROM~21_combout  & (\RAM1|ram~383_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~511_q ))) ) ) ) # ( \RAM1|ram~255_q  & ( !\ROM1|memROM~12_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~127_q ) ) ) ) # ( !\RAM1|ram~255_q  & ( 
// !\ROM1|memROM~12_combout  & ( (\RAM1|ram~127_q  & !\ROM1|memROM~21_combout ) ) ) )

	.dataa(!\RAM1|ram~127_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~383_q ),
	.datad(!\RAM1|ram~511_q ),
	.datae(!\RAM1|ram~255_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~544 .extended_lut = "off";
defparam \RAM1|ram~544 .lut_mask = 64'h444477770C3F0C3F;
defparam \RAM1|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N10
dffeas \RAM1|ram~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~63 .is_wysiwyg = "true";
defparam \RAM1|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N49
dffeas \RAM1|ram~447 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~447 .is_wysiwyg = "true";
defparam \RAM1|ram~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N46
dffeas \RAM1|ram~191 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~191 .is_wysiwyg = "true";
defparam \RAM1|ram~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \RAM1|ram~319 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~319 .is_wysiwyg = "true";
defparam \RAM1|ram~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \RAM1|ram~542 (
// Equation(s):
// \RAM1|ram~542_combout  = ( \RAM1|ram~319_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~191_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~447_q )) ) ) ) # ( !\RAM1|ram~319_q  & ( \ROM1|memROM~21_combout  & ( 
// (!\ROM1|memROM~12_combout  & ((\RAM1|ram~191_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~447_q )) ) ) ) # ( \RAM1|ram~319_q  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~63_q ) ) ) ) # ( !\RAM1|ram~319_q  & ( 
// !\ROM1|memROM~21_combout  & ( (\RAM1|ram~63_q  & !\ROM1|memROM~12_combout ) ) ) )

	.dataa(!\RAM1|ram~63_q ),
	.datab(!\RAM1|ram~447_q ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~191_q ),
	.datae(!\RAM1|ram~319_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~542 .extended_lut = "off";
defparam \RAM1|ram~542 .lut_mask = 64'h50505F5F03F303F3;
defparam \RAM1|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \RAM1|ram~546 (
// Equation(s):
// \RAM1|ram~546_combout  = ( \RAM1|ram~544_combout  & ( \RAM1|ram~542_combout  & ( (!\ROM1|memROM~14_combout ) # ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~543_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~545_combout ))) ) ) ) # ( 
// !\RAM1|ram~544_combout  & ( \RAM1|ram~542_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout )) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~543_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~545_combout 
// )))) ) ) ) # ( \RAM1|ram~544_combout  & ( !\RAM1|ram~542_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout )) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~543_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~545_combout )))) ) ) ) # ( !\RAM1|ram~544_combout  & ( !\RAM1|ram~542_combout  & ( (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~543_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~545_combout )))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~545_combout ),
	.datad(!\RAM1|ram~543_combout ),
	.datae(!\RAM1|ram~544_combout ),
	.dataf(!\RAM1|ram~542_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~546 .extended_lut = "off";
defparam \RAM1|ram~546 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM1|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \RAM1|ram~239feeder (
// Equation(s):
// \RAM1|ram~239feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~239feeder .extended_lut = "off";
defparam \RAM1|ram~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \RAM1|ram~239 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~239 .is_wysiwyg = "true";
defparam \RAM1|ram~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N44
dffeas \RAM1|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~503 .is_wysiwyg = "true";
defparam \RAM1|ram~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \RAM1|ram~495feeder (
// Equation(s):
// \RAM1|ram~495feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~495feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~495feeder .extended_lut = "off";
defparam \RAM1|ram~495feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~495feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N10
dffeas \RAM1|ram~495 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~495 .is_wysiwyg = "true";
defparam \RAM1|ram~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N38
dffeas \RAM1|ram~247 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~247 .is_wysiwyg = "true";
defparam \RAM1|ram~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N45
cyclonev_lcell_comb \RAM1|ram~535 (
// Equation(s):
// \RAM1|ram~535_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~503_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~495_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~247_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~239_q  ) ) )

	.dataa(!\RAM1|ram~239_q ),
	.datab(!\RAM1|ram~503_q ),
	.datac(!\RAM1|ram~495_q ),
	.datad(!\RAM1|ram~247_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~535 .extended_lut = "off";
defparam \RAM1|ram~535 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM1|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \RAM1|ram~311feeder (
// Equation(s):
// \RAM1|ram~311feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~311feeder .extended_lut = "off";
defparam \RAM1|ram~311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N52
dffeas \RAM1|ram~311 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~311 .is_wysiwyg = "true";
defparam \RAM1|ram~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \RAM1|ram~303 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~303 .is_wysiwyg = "true";
defparam \RAM1|ram~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \RAM1|ram~55feeder (
// Equation(s):
// \RAM1|ram~55feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~55feeder .extended_lut = "off";
defparam \RAM1|ram~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N37
dffeas \RAM1|ram~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~55 .is_wysiwyg = "true";
defparam \RAM1|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \RAM1|ram~47feeder (
// Equation(s):
// \RAM1|ram~47feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~47feeder .extended_lut = "off";
defparam \RAM1|ram~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N40
dffeas \RAM1|ram~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~47 .is_wysiwyg = "true";
defparam \RAM1|ram~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \RAM1|ram~532 (
// Equation(s):
// \RAM1|ram~532_combout  = ( \RAM1|ram~47_q  & ( \ROM1|memROM~14_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~55_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~311_q )) ) ) ) # ( !\RAM1|ram~47_q  & ( \ROM1|memROM~14_combout  & ( 
// (!\ROM1|memROM~12_combout  & ((\RAM1|ram~55_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~311_q )) ) ) ) # ( \RAM1|ram~47_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~12_combout ) # (\RAM1|ram~303_q ) ) ) ) # ( !\RAM1|ram~47_q  & ( 
// !\ROM1|memROM~14_combout  & ( (\ROM1|memROM~12_combout  & \RAM1|ram~303_q ) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\RAM1|ram~311_q ),
	.datac(!\RAM1|ram~303_q ),
	.datad(!\RAM1|ram~55_q ),
	.datae(!\RAM1|ram~47_q ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~532 .extended_lut = "off";
defparam \RAM1|ram~532 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \RAM1|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \RAM1|ram~183feeder (
// Equation(s):
// \RAM1|ram~183feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~183feeder .extended_lut = "off";
defparam \RAM1|ram~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N37
dffeas \RAM1|ram~183 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~183 .is_wysiwyg = "true";
defparam \RAM1|ram~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N49
dffeas \RAM1|ram~439 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~439 .is_wysiwyg = "true";
defparam \RAM1|ram~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N55
dffeas \RAM1|ram~175 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~175 .is_wysiwyg = "true";
defparam \RAM1|ram~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N38
dffeas \RAM1|ram~431 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~431 .is_wysiwyg = "true";
defparam \RAM1|ram~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \RAM1|ram~533 (
// Equation(s):
// \RAM1|ram~533_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~14_combout  & ( \RAM1|ram~439_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~14_combout  & ( \RAM1|ram~183_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~14_combout  & 
// ( \RAM1|ram~431_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~14_combout  & ( \RAM1|ram~175_q  ) ) )

	.dataa(!\RAM1|ram~183_q ),
	.datab(!\RAM1|ram~439_q ),
	.datac(!\RAM1|ram~175_q ),
	.datad(!\RAM1|ram~431_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~533 .extended_lut = "off";
defparam \RAM1|ram~533 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM1|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \RAM1|ram~111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~111 .is_wysiwyg = "true";
defparam \RAM1|ram~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \RAM1|ram~367 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~367 .is_wysiwyg = "true";
defparam \RAM1|ram~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N14
dffeas \RAM1|ram~375 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~375 .is_wysiwyg = "true";
defparam \RAM1|ram~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \RAM1|ram~119 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~119 .is_wysiwyg = "true";
defparam \RAM1|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N9
cyclonev_lcell_comb \RAM1|ram~534 (
// Equation(s):
// \RAM1|ram~534_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~375_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~367_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~119_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~111_q  ) ) )

	.dataa(!\RAM1|ram~111_q ),
	.datab(!\RAM1|ram~367_q ),
	.datac(!\RAM1|ram~375_q ),
	.datad(!\RAM1|ram~119_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~534 .extended_lut = "off";
defparam \RAM1|ram~534 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM1|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N6
cyclonev_lcell_comb \RAM1|ram~536 (
// Equation(s):
// \RAM1|ram~536_combout  = ( \RAM1|ram~533_combout  & ( \RAM1|ram~534_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~532_combout ) # (\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout )) # (\RAM1|ram~535_combout 
// ))) ) ) ) # ( !\RAM1|ram~533_combout  & ( \RAM1|ram~534_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~532_combout ) # (\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~535_combout  & (\ROM1|memROM~23_combout ))) ) ) ) # ( 
// \RAM1|ram~533_combout  & ( !\RAM1|ram~534_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout  & \RAM1|ram~532_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout )) # (\RAM1|ram~535_combout ))) ) ) ) # ( 
// !\RAM1|ram~533_combout  & ( !\RAM1|ram~534_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout  & \RAM1|ram~532_combout )))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~535_combout  & (\ROM1|memROM~23_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM1|ram~535_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\RAM1|ram~532_combout ),
	.datae(!\RAM1|ram~533_combout ),
	.dataf(!\RAM1|ram~534_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~536 .extended_lut = "off";
defparam \RAM1|ram~536 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \RAM1|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \RAM1|ram~547 (
// Equation(s):
// \RAM1|ram~547_combout  = ( \RAM1|ram~546_combout  & ( \RAM1|ram~536_combout  & ( ((!\ROM1|memROM~18_combout  & ((\RAM1|ram~531_combout ))) # (\ROM1|memROM~18_combout  & (\RAM1|ram~541_combout ))) # (\ROM1|memROM~2_combout ) ) ) ) # ( 
// !\RAM1|ram~546_combout  & ( \RAM1|ram~536_combout  & ( (!\ROM1|memROM~18_combout  & (((\ROM1|memROM~2_combout ) # (\RAM1|ram~531_combout )))) # (\ROM1|memROM~18_combout  & (\RAM1|ram~541_combout  & ((!\ROM1|memROM~2_combout )))) ) ) ) # ( 
// \RAM1|ram~546_combout  & ( !\RAM1|ram~536_combout  & ( (!\ROM1|memROM~18_combout  & (((\RAM1|ram~531_combout  & !\ROM1|memROM~2_combout )))) # (\ROM1|memROM~18_combout  & (((\ROM1|memROM~2_combout )) # (\RAM1|ram~541_combout ))) ) ) ) # ( 
// !\RAM1|ram~546_combout  & ( !\RAM1|ram~536_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~18_combout  & ((\RAM1|ram~531_combout ))) # (\ROM1|memROM~18_combout  & (\RAM1|ram~541_combout )))) ) ) )

	.dataa(!\RAM1|ram~541_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\RAM1|ram~531_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\RAM1|ram~546_combout ),
	.dataf(!\RAM1|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~547 .extended_lut = "off";
defparam \RAM1|ram~547 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \RAM1|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( 
// \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\ROM1|memROM~1_combout  & ((!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & \CPU|PC|DOUT[5]~DUPLICATE_q )) # (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [3] & (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT[5]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\ROM1|memROM~1_combout  & ((!\CPU|PC|DOUT 
// [2] & (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT[5]~DUPLICATE_q )) # (\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|PC|DOUT [3]),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\CPU|PC|DOUT [2]),
	.datad(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h0320002010022000;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \dadoLido_DadoIN[0]~13 (
// Equation(s):
// \dadoLido_DadoIN[0]~13_combout  = ( !\ROM1|memROM~18_combout  & ( (\FPGA_RESET_N~input_o  & ((!\ROM1|memROM~13_combout ) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\FPGA_RESET_N~input_o ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[0]~13 .extended_lut = "off";
defparam \dadoLido_DadoIN[0]~13 .lut_mask = 64'h3303330300000000;
defparam \dadoLido_DadoIN[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N3
cyclonev_lcell_comb \dadoLido_DadoIN[0]~12 (
// Equation(s):
// \dadoLido_DadoIN[0]~12_combout  = ( \ROM1|memROM~18_combout  & ( (\SW[9]~input_o  & ((!\ROM1|memROM~13_combout ) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) ) # ( !\ROM1|memROM~18_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\SW[8]~input_o  & 
// \ROM1|memROM~13_combout )) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[0]~12 .extended_lut = "off";
defparam \dadoLido_DadoIN[0]~12 .lut_mask = 64'h000A000A33113311;
defparam \dadoLido_DadoIN[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N12
cyclonev_lcell_comb \detector_KEY0|saidaQ~0 (
// Equation(s):
// \detector_KEY0|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detector_KEY0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detector_KEY0|saidaQ~0 .extended_lut = "off";
defparam \detector_KEY0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detector_KEY0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N14
dffeas \detector_KEY0|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detector_KEY0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detector_KEY0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detector_KEY0|saidaQ .is_wysiwyg = "true";
defparam \detector_KEY0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N57
cyclonev_lcell_comb \detector_KEY0|saida (
// Equation(s):
// \detector_KEY0|saida~combout  = LCELL(( !\detector_KEY0|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\detector_KEY0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detector_KEY0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detector_KEY0|saida .extended_lut = "off";
defparam \detector_KEY0|saida .lut_mask = 64'hFF00FF0000000000;
defparam \detector_KEY0|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \FF_KEY0|DOUT~feeder (
// Equation(s):
// \FF_KEY0|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF_KEY0|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF_KEY0|DOUT~feeder .extended_lut = "off";
defparam \FF_KEY0|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FF_KEY0|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & 
// ( \CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & !\CPU|PC|DOUT[4]~DUPLICATE_q ))) ) ) ) # ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & 
// ((!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT[2]~DUPLICATE_q  $ (\CPU|PC|DOUT[5]~DUPLICATE_q ))) # (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (!\CPU|PC|DOUT[5]~DUPLICATE_q ))))) ) ) ) # ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( 
// !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT[4]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # ((!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'hEA00D60020008000;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \comb~12 (
// Equation(s):
// \comb~12_combout  = ( \CPU|PC|DOUT [4] & ( \CPU|PC|DOUT[8]~DUPLICATE_q  & ( !\ROM1|memROM~5_combout  ) ) ) # ( !\CPU|PC|DOUT [4] & ( \CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\ROM1|memROM~5_combout  & ((!\ROM1|memROM~7_combout ) # (\CPU|PC|DOUT[0]~DUPLICATE_q 
// ))) ) ) ) # ( \CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (!\ROM1|memROM~5_combout ) # ((!\CPU|PC|DOUT[0]~DUPLICATE_q  & (\ROM1|memROM~7_combout  & \ROM1|memROM~1_combout ))) ) ) ) # ( !\CPU|PC|DOUT [4] & ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( 
// (!\CPU|PC|DOUT[0]~DUPLICATE_q  & ((!\ROM1|memROM~7_combout  & ((!\ROM1|memROM~5_combout ))) # (\ROM1|memROM~7_combout  & (\ROM1|memROM~1_combout )))) # (\CPU|PC|DOUT[0]~DUPLICATE_q  & (((!\ROM1|memROM~5_combout )))) ) ) )

	.dataa(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~7_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(!\CPU|PC|DOUT [4]),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~12 .extended_lut = "off";
defparam \comb~12 .lut_mask = 64'hDF02FF02DD00FF00;
defparam \comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \comb~13 (
// Equation(s):
// \comb~13_combout  = ( \ROM1|memROM~23_combout  & ( \Decoder3x8|Equal2~0_combout  & ( (\ROM1|memROM~2_combout  & (\ROM1|memROM~21_combout  & (\CPU|MUX2|Equal2~0_combout  & !\ROM1|memROM~4_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\CPU|MUX2|Equal2~0_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\Decoder3x8|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~13 .extended_lut = "off";
defparam \comb~13 .lut_mask = 64'h0000000000000100;
defparam \comb~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \comb~14 (
// Equation(s):
// \comb~14_combout  = ( \ROM1|memROM~18_combout  & ( \comb~13_combout  & ( (!\comb~12_combout  & (\ROM1|memROM~14_combout  & (!\CPU|Decodificador|Equal6~0_combout  & \ROM1|memROM~12_combout ))) ) ) )

	.dataa(!\comb~12_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\CPU|Decodificador|Equal6~0_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\comb~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~14 .extended_lut = "off";
defparam \comb~14 .lut_mask = 64'h0000000000000020;
defparam \comb~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N14
dffeas \FF_KEY0|DOUT (
	.clk(\detector_KEY0|saida~combout ),
	.d(\FF_KEY0|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~14_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF_KEY0|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF_KEY0|DOUT .is_wysiwyg = "true";
defparam \FF_KEY0|DOUT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X14_Y1_N42
cyclonev_lcell_comb \detector_KEY1|saidaQ~0 (
// Equation(s):
// \detector_KEY1|saidaQ~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detector_KEY1|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detector_KEY1|saidaQ~0 .extended_lut = "off";
defparam \detector_KEY1|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detector_KEY1|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y1_N44
dffeas \detector_KEY1|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detector_KEY1|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detector_KEY1|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detector_KEY1|saidaQ .is_wysiwyg = "true";
defparam \detector_KEY1|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y1_N9
cyclonev_lcell_comb \detector_KEY1|saida (
// Equation(s):
// \detector_KEY1|saida~combout  = LCELL(( !\detector_KEY1|saidaQ~q  & ( !\KEY[1]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\detector_KEY1|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detector_KEY1|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detector_KEY1|saida .extended_lut = "off";
defparam \detector_KEY1|saida .lut_mask = 64'hF0F0F0F000000000;
defparam \detector_KEY1|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \FF_KEY1|DOUT~feeder (
// Equation(s):
// \FF_KEY1|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF_KEY1|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF_KEY1|DOUT~feeder .extended_lut = "off";
defparam \FF_KEY1|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FF_KEY1|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \comb~15 (
// Equation(s):
// \comb~15_combout  = ( \ROM1|memROM~18_combout  & ( \comb~13_combout  & ( (!\comb~12_combout  & (\ROM1|memROM~12_combout  & (!\ROM1|memROM~14_combout  & !\CPU|Decodificador|Equal6~0_combout ))) ) ) )

	.dataa(!\comb~12_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\CPU|Decodificador|Equal6~0_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\comb~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~15 .extended_lut = "off";
defparam \comb~15 .lut_mask = 64'h0000000000002000;
defparam \comb~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \FF_KEY1|DOUT (
	.clk(\detector_KEY1|saida~combout ),
	.d(\FF_KEY1|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~15_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF_KEY1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF_KEY1|DOUT .is_wysiwyg = "true";
defparam \FF_KEY1|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \dadoLido_DadoIN[0]~11 (
// Equation(s):
// \dadoLido_DadoIN[0]~11_combout  = ( \KEY[3]~input_o  & ( \FF_KEY1|DOUT~q  & ( ((!\ROM1|memROM~18_combout  & ((\FF_KEY0|DOUT~q ))) # (\ROM1|memROM~18_combout  & (\KEY[2]~input_o ))) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\KEY[3]~input_o  & ( 
// \FF_KEY1|DOUT~q  & ( (!\ROM1|memROM~18_combout  & (((\FF_KEY0|DOUT~q ) # (\ROM1|memROM~14_combout )))) # (\ROM1|memROM~18_combout  & (\KEY[2]~input_o  & (!\ROM1|memROM~14_combout ))) ) ) ) # ( \KEY[3]~input_o  & ( !\FF_KEY1|DOUT~q  & ( 
// (!\ROM1|memROM~18_combout  & (((!\ROM1|memROM~14_combout  & \FF_KEY0|DOUT~q )))) # (\ROM1|memROM~18_combout  & (((\ROM1|memROM~14_combout )) # (\KEY[2]~input_o ))) ) ) ) # ( !\KEY[3]~input_o  & ( !\FF_KEY1|DOUT~q  & ( (!\ROM1|memROM~14_combout  & 
// ((!\ROM1|memROM~18_combout  & ((\FF_KEY0|DOUT~q ))) # (\ROM1|memROM~18_combout  & (\KEY[2]~input_o )))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\FF_KEY0|DOUT~q ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\FF_KEY1|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[0]~11 .extended_lut = "off";
defparam \dadoLido_DadoIN[0]~11 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \dadoLido_DadoIN[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \dadoLido_DadoIN[0]~0 (
// Equation(s):
// \dadoLido_DadoIN[0]~0_combout  = ( \dadoLido_DadoIN[0]~12_combout  & ( \dadoLido_DadoIN[0]~11_combout  & ( (\comb~10_combout  & ((!\ROM1|memROM~2_combout ) # ((\ROM1|memROM~12_combout  & \dadoLido_DadoIN[0]~13_combout )))) ) ) ) # ( 
// !\dadoLido_DadoIN[0]~12_combout  & ( \dadoLido_DadoIN[0]~11_combout  & ( (\comb~10_combout  & (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~2_combout ) # (\dadoLido_DadoIN[0]~13_combout )))) ) ) ) # ( \dadoLido_DadoIN[0]~12_combout  & ( 
// !\dadoLido_DadoIN[0]~11_combout  & ( (\comb~10_combout  & ((!\ROM1|memROM~12_combout  & ((!\ROM1|memROM~2_combout ))) # (\ROM1|memROM~12_combout  & (\dadoLido_DadoIN[0]~13_combout  & \ROM1|memROM~2_combout )))) ) ) ) # ( !\dadoLido_DadoIN[0]~12_combout  & 
// ( !\dadoLido_DadoIN[0]~11_combout  & ( (\comb~10_combout  & (\ROM1|memROM~12_combout  & (\dadoLido_DadoIN[0]~13_combout  & \ROM1|memROM~2_combout ))) ) ) )

	.dataa(!\comb~10_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\dadoLido_DadoIN[0]~13_combout ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\dadoLido_DadoIN[0]~12_combout ),
	.dataf(!\dadoLido_DadoIN[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[0]~0 .extended_lut = "off";
defparam \dadoLido_DadoIN[0]~0 .lut_mask = 64'h0001440111015501;
defparam \dadoLido_DadoIN[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \dadoLido_DadoIN[0]~1 (
// Equation(s):
// \dadoLido_DadoIN[0]~1_combout  = ( \RAM1|ram~547_combout  & ( \dadoLido_DadoIN[0]~0_combout  ) ) # ( !\RAM1|ram~547_combout  & ( \dadoLido_DadoIN[0]~0_combout  ) ) # ( \RAM1|ram~547_combout  & ( !\dadoLido_DadoIN[0]~0_combout  & ( ((\SW[0]~input_o  & 
// \comb~11_combout )) # (\RAM1|dado_out~0_combout ) ) ) ) # ( !\RAM1|ram~547_combout  & ( !\dadoLido_DadoIN[0]~0_combout  & ( (\SW[0]~input_o  & \comb~11_combout ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\RAM1|dado_out~0_combout ),
	.datad(!\comb~11_combout ),
	.datae(!\RAM1|ram~547_combout ),
	.dataf(!\dadoLido_DadoIN[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[0]~1 .extended_lut = "off";
defparam \dadoLido_DadoIN[0]~1 .lut_mask = 64'h00550F5FFFFFFFFF;
defparam \dadoLido_DadoIN[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \CPU|ULA1|Add0~1 (
// Equation(s):
// \CPU|ULA1|Add0~1_sumout  = SUM(( \CPU|REGA|DOUT [0] ) + ( (!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[0]~1_combout ))) # (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~14_combout )) ) + ( !VCC ))
// \CPU|ULA1|Add0~2  = CARRY(( \CPU|REGA|DOUT [0] ) + ( (!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[0]~1_combout ))) # (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~14_combout )) ) + ( !VCC ))

	.dataa(!\CPU|Decodificador|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\CPU|REGA|DOUT [0]),
	.datae(gnd),
	.dataf(!\dadoLido_DadoIN[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~1_sumout ),
	.cout(\CPU|ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~1 .extended_lut = "off";
defparam \CPU|ULA1|Add0~1 .lut_mask = 64'h0000FA50000000FF;
defparam \CPU|ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \CPU|ULA1|Add0~5 (
// Equation(s):
// \CPU|ULA1|Add0~5_sumout  = SUM(( \CPU|REGA|DOUT [1] ) + ( (!\CPU|Decodificador|Equal6~0_combout  & (((\dadoLido_DadoIN[1]~2_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & ((!\CPU|MUX2|Equal2~3_combout  & ((\dadoLido_DadoIN[1]~2_combout ))) # 
// (\CPU|MUX2|Equal2~3_combout  & (\ROM1|memROM~18_combout )))) ) + ( \CPU|ULA1|Add0~2  ))
// \CPU|ULA1|Add0~6  = CARRY(( \CPU|REGA|DOUT [1] ) + ( (!\CPU|Decodificador|Equal6~0_combout  & (((\dadoLido_DadoIN[1]~2_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & ((!\CPU|MUX2|Equal2~3_combout  & ((\dadoLido_DadoIN[1]~2_combout ))) # 
// (\CPU|MUX2|Equal2~3_combout  & (\ROM1|memROM~18_combout )))) ) + ( \CPU|ULA1|Add0~2  ))

	.dataa(!\CPU|Decodificador|Equal6~0_combout ),
	.datab(!\CPU|MUX2|Equal2~3_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\CPU|REGA|DOUT [1]),
	.datae(gnd),
	.dataf(!\dadoLido_DadoIN[1]~2_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~5_sumout ),
	.cout(\CPU|ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~5 .extended_lut = "off";
defparam \CPU|ULA1|Add0~5 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \CPU|Decodificador|saida[4]~1 (
// Equation(s):
// \CPU|Decodificador|saida[4]~1_combout  = ( \CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~20_combout  & !\ROM1|memROM~19_combout ) ) ) ) # ( !\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & ( !\ROM1|memROM~4_combout  & 
// ( (!\ROM1|memROM~20_combout  & \ROM1|memROM~19_combout ) ) ) )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(gnd),
	.datae(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida[4]~1 .extended_lut = "off";
defparam \CPU|Decodificador|saida[4]~1 .lut_mask = 64'h0A0AA0A000000000;
defparam \CPU|Decodificador|saida[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N27
cyclonev_lcell_comb \ROM1|memROM~27 (
// Equation(s):
// \ROM1|memROM~27_combout  = ( \ROM1|memROM~17_combout  & ( (!\ROM1|memROM~1_combout  & (((\ROM1|memROM~16_combout  & \ROM1|memROM~15_combout )))) # (\ROM1|memROM~1_combout  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # ((\ROM1|memROM~16_combout  & 
// \ROM1|memROM~15_combout )))) ) ) # ( !\ROM1|memROM~17_combout  & ( (\ROM1|memROM~16_combout  & \ROM1|memROM~15_combout ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~16_combout ),
	.datad(!\ROM1|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~27 .extended_lut = "off";
defparam \ROM1|memROM~27 .lut_mask = 64'h000F000F444F444F;
defparam \ROM1|memROM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \CPU|ULA1|Add1~34 (
// Equation(s):
// \CPU|ULA1|Add1~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA1|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~34 .extended_lut = "off";
defparam \CPU|ULA1|Add1~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA1|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \CPU|ULA1|Add1~1 (
// Equation(s):
// \CPU|ULA1|Add1~1_sumout  = SUM(( (!\CPU|Decodificador|Equal6~0_combout  & (((!\dadoLido_DadoIN[0]~1_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & (((!\ROM1|memROM~13_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) + ( \CPU|REGA|DOUT [0] ) + ( 
// \CPU|ULA1|Add1~34_cout  ))
// \CPU|ULA1|Add1~2  = CARRY(( (!\CPU|Decodificador|Equal6~0_combout  & (((!\dadoLido_DadoIN[0]~1_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & (((!\ROM1|memROM~13_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) ) + ( \CPU|REGA|DOUT [0] ) + ( 
// \CPU|ULA1|Add1~34_cout  ))

	.dataa(!\CPU|Decodificador|Equal6~0_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\dadoLido_DadoIN[0]~1_combout ),
	.datad(!\ROM1|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~1_sumout ),
	.cout(\CPU|ULA1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~1 .extended_lut = "off";
defparam \CPU|ULA1|Add1~1 .lut_mask = 64'h0000FF000000F5B1;
defparam \CPU|ULA1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \CPU|ULA1|Add1~5 (
// Equation(s):
// \CPU|ULA1|Add1~5_sumout  = SUM(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~27_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[1]~2_combout )))) ) + ( \CPU|REGA|DOUT [1] ) + ( 
// \CPU|ULA1|Add1~2  ))
// \CPU|ULA1|Add1~6  = CARRY(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~27_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[1]~2_combout )))) ) + ( \CPU|REGA|DOUT [1] ) + ( 
// \CPU|ULA1|Add1~2  ))

	.dataa(!\CPU|Decodificador|saida[6]~4_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\dadoLido_DadoIN[1]~2_combout ),
	.datad(!\ROM1|memROM~27_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~5_sumout ),
	.cout(\CPU|ULA1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~5 .extended_lut = "off";
defparam \CPU|ULA1|Add1~5 .lut_mask = 64'h0000FF000000FA72;
defparam \CPU|ULA1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \CPU|ULA1|saida[1]~1 (
// Equation(s):
// \CPU|ULA1|saida[1]~1_combout  = ( \dadoLido_DadoIN[1]~2_combout  & ( \CPU|ULA1|Add1~5_sumout  & ( ((!\CPU|Decodificador|saida[4]~1_combout ) # (\ROM1|memROM~18_combout )) # (\CPU|Decodificador|saida[6]~4_combout ) ) ) ) # ( !\dadoLido_DadoIN[1]~2_combout  
// & ( \CPU|ULA1|Add1~5_sumout  & ( (!\CPU|Decodificador|saida[4]~1_combout ) # ((!\CPU|Decodificador|saida[6]~4_combout  & \ROM1|memROM~18_combout )) ) ) ) # ( \dadoLido_DadoIN[1]~2_combout  & ( !\CPU|ULA1|Add1~5_sumout  & ( 
// (\CPU|Decodificador|saida[4]~1_combout  & ((\ROM1|memROM~18_combout ) # (\CPU|Decodificador|saida[6]~4_combout ))) ) ) ) # ( !\dadoLido_DadoIN[1]~2_combout  & ( !\CPU|ULA1|Add1~5_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & 
// (\ROM1|memROM~18_combout  & \CPU|Decodificador|saida[4]~1_combout )) ) ) )

	.dataa(!\CPU|Decodificador|saida[6]~4_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\CPU|Decodificador|saida[4]~1_combout ),
	.datad(gnd),
	.datae(!\dadoLido_DadoIN[1]~2_combout ),
	.dataf(!\CPU|ULA1|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[1]~1 .extended_lut = "off";
defparam \CPU|ULA1|saida[1]~1 .lut_mask = 64'h02020707F2F2F7F7;
defparam \CPU|ULA1|saida[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \CPU|Decodificador|saida[3]~2 (
// Equation(s):
// \CPU|Decodificador|saida[3]~2_combout  = ( \ROM1|memROM~4_combout  & ( ((\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ) # (\ROM1|memROM~19_combout )) # (\ROM1|memROM~20_combout ) ) ) # ( !\ROM1|memROM~4_combout  )

	.dataa(!\ROM1|memROM~20_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(gnd),
	.datad(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida[3]~2 .extended_lut = "off";
defparam \CPU|Decodificador|saida[3]~2 .lut_mask = 64'hFFFFFFFF77FF77FF;
defparam \CPU|Decodificador|saida[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \CPU|Decodificador|saida[5]~3 (
// Equation(s):
// \CPU|Decodificador|saida[5]~3_combout  = ( \ROM1|memROM~4_combout  & ( (!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & !\ROM1|memROM~20_combout ) ) ) # ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~20_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  $ 
// (!\ROM1|memROM~19_combout ))) ) )

	.dataa(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datab(!\ROM1|memROM~19_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida[5]~3 .extended_lut = "off";
defparam \CPU|Decodificador|saida[5]~3 .lut_mask = 64'h60606060A0A0A0A0;
defparam \CPU|Decodificador|saida[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \CPU|REGA|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~5_sumout ),
	.asdata(\CPU|ULA1|saida[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \CPU|ULA1|Add0~9 (
// Equation(s):
// \CPU|ULA1|Add0~9_sumout  = SUM(( \CPU|REGA|DOUT [2] ) + ( (!\CPU|Decodificador|saida[6]~4_combout  & (!\CPU|PC|DOUT [8] & ((\ROM1|memROM~28_combout )))) # (\CPU|Decodificador|saida[6]~4_combout  & (((\dadoLido_DadoIN[2]~3_combout )))) ) + ( 
// \CPU|ULA1|Add0~6  ))
// \CPU|ULA1|Add0~10  = CARRY(( \CPU|REGA|DOUT [2] ) + ( (!\CPU|Decodificador|saida[6]~4_combout  & (!\CPU|PC|DOUT [8] & ((\ROM1|memROM~28_combout )))) # (\CPU|Decodificador|saida[6]~4_combout  & (((\dadoLido_DadoIN[2]~3_combout )))) ) + ( \CPU|ULA1|Add0~6  
// ))

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(!\dadoLido_DadoIN[2]~3_combout ),
	.datad(!\CPU|REGA|DOUT [2]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~28_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~9_sumout ),
	.cout(\CPU|ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~9 .extended_lut = "off";
defparam \CPU|ULA1|Add0~9 .lut_mask = 64'h0000FC74000000FF;
defparam \CPU|ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \CPU|ULA1|Add1~9 (
// Equation(s):
// \CPU|ULA1|Add1~9_sumout  = SUM(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~28_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[2]~3_combout )))) ) + ( \CPU|REGA|DOUT [2] ) + ( 
// \CPU|ULA1|Add1~6  ))
// \CPU|ULA1|Add1~10  = CARRY(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~28_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[2]~3_combout )))) ) + ( \CPU|REGA|DOUT [2] ) + ( 
// \CPU|ULA1|Add1~6  ))

	.dataa(!\CPU|Decodificador|saida[6]~4_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\dadoLido_DadoIN[2]~3_combout ),
	.datad(!\ROM1|memROM~28_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~9_sumout ),
	.cout(\CPU|ULA1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~9 .extended_lut = "off";
defparam \CPU|ULA1|Add1~9 .lut_mask = 64'h0000FF000000FA72;
defparam \CPU|ULA1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \CPU|ULA1|saida[2]~2 (
// Equation(s):
// \CPU|ULA1|saida[2]~2_combout  = ( \dadoLido_DadoIN[2]~3_combout  & ( \CPU|ULA1|Add1~9_sumout  & ( (!\CPU|Decodificador|saida[4]~1_combout ) # ((\ROM1|memROM~2_combout ) # (\CPU|Decodificador|saida[6]~4_combout )) ) ) ) # ( !\dadoLido_DadoIN[2]~3_combout  
// & ( \CPU|ULA1|Add1~9_sumout  & ( (!\CPU|Decodificador|saida[4]~1_combout ) # ((!\CPU|Decodificador|saida[6]~4_combout  & \ROM1|memROM~2_combout )) ) ) ) # ( \dadoLido_DadoIN[2]~3_combout  & ( !\CPU|ULA1|Add1~9_sumout  & ( 
// (\CPU|Decodificador|saida[4]~1_combout  & ((\ROM1|memROM~2_combout ) # (\CPU|Decodificador|saida[6]~4_combout ))) ) ) ) # ( !\dadoLido_DadoIN[2]~3_combout  & ( !\CPU|ULA1|Add1~9_sumout  & ( (\CPU|Decodificador|saida[4]~1_combout  & 
// (!\CPU|Decodificador|saida[6]~4_combout  & \ROM1|memROM~2_combout )) ) ) )

	.dataa(!\CPU|Decodificador|saida[4]~1_combout ),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\dadoLido_DadoIN[2]~3_combout ),
	.dataf(!\CPU|ULA1|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA1|saida[2]~2 .lut_mask = 64'h00441155AAEEBBFF;
defparam \CPU|ULA1|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N38
dffeas \CPU|REGA|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~9_sumout ),
	.asdata(\CPU|ULA1|saida[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N2
dffeas \RAM1|ram~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~105 .is_wysiwyg = "true";
defparam \RAM1|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \RAM1|ram~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~89 .is_wysiwyg = "true";
defparam \RAM1|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \RAM1|ram~121 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~121 .is_wysiwyg = "true";
defparam \RAM1|ram~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \RAM1|ram~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~137 .is_wysiwyg = "true";
defparam \RAM1|ram~137 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \RAM1|ram~581 (
// Equation(s):
// \RAM1|ram~581_combout  = ( \RAM1|ram~137_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout ) # (\RAM1|ram~105_q ) ) ) ) # ( !\RAM1|ram~137_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~105_q  & !\ROM1|memROM~2_combout ) ) ) ) # ( 
// \RAM1|ram~137_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM1|ram~89_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~121_q ))) ) ) ) # ( !\RAM1|ram~137_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM1|ram~89_q 
// )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~121_q ))) ) ) )

	.dataa(!\RAM1|ram~105_q ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM1|ram~89_q ),
	.datad(!\RAM1|ram~121_q ),
	.datae(!\RAM1|ram~137_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~581 .extended_lut = "off";
defparam \RAM1|ram~581 .lut_mask = 64'h0C3F0C3F44447777;
defparam \RAM1|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \RAM1|ram~233feeder (
// Equation(s):
// \RAM1|ram~233feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~233feeder .extended_lut = "off";
defparam \RAM1|ram~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N49
dffeas \RAM1|ram~233 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~233 .is_wysiwyg = "true";
defparam \RAM1|ram~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \RAM1|ram~217feeder (
// Equation(s):
// \RAM1|ram~217feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~217feeder .extended_lut = "off";
defparam \RAM1|ram~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N40
dffeas \RAM1|ram~217 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~217 .is_wysiwyg = "true";
defparam \RAM1|ram~217 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \RAM1|ram~249feeder (
// Equation(s):
// \RAM1|ram~249feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~249feeder .extended_lut = "off";
defparam \RAM1|ram~249feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N47
dffeas \RAM1|ram~249 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~249 .is_wysiwyg = "true";
defparam \RAM1|ram~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \RAM1|ram~265 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~265 .is_wysiwyg = "true";
defparam \RAM1|ram~265 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \RAM1|ram~582 (
// Equation(s):
// \RAM1|ram~582_combout  = ( \RAM1|ram~265_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout ) # (\RAM1|ram~233_q ) ) ) ) # ( !\RAM1|ram~265_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~233_q  & !\ROM1|memROM~2_combout ) ) ) ) # ( 
// \RAM1|ram~265_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM1|ram~217_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~249_q ))) ) ) ) # ( !\RAM1|ram~265_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & 
// (\RAM1|ram~217_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~249_q ))) ) ) )

	.dataa(!\RAM1|ram~233_q ),
	.datab(!\RAM1|ram~217_q ),
	.datac(!\RAM1|ram~249_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\RAM1|ram~265_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~582 .extended_lut = "off";
defparam \RAM1|ram~582 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N22
dffeas \RAM1|ram~153 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~153 .is_wysiwyg = "true";
defparam \RAM1|ram~153 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \RAM1|ram~169feeder (
// Equation(s):
// \RAM1|ram~169feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~169feeder .extended_lut = "off";
defparam \RAM1|ram~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N32
dffeas \RAM1|ram~169 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~169 .is_wysiwyg = "true";
defparam \RAM1|ram~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \RAM1|ram~201 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~201 .is_wysiwyg = "true";
defparam \RAM1|ram~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \RAM1|ram~185 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~185 .is_wysiwyg = "true";
defparam \RAM1|ram~185 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N45
cyclonev_lcell_comb \RAM1|ram~580 (
// Equation(s):
// \RAM1|ram~580_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~201_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~169_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~185_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~153_q  ) ) )

	.dataa(!\RAM1|ram~153_q ),
	.datab(!\RAM1|ram~169_q ),
	.datac(!\RAM1|ram~201_q ),
	.datad(!\RAM1|ram~185_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~580 .extended_lut = "off";
defparam \RAM1|ram~580 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM1|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N56
dffeas \RAM1|ram~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~57 .is_wysiwyg = "true";
defparam \RAM1|ram~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N52
dffeas \RAM1|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~25 .is_wysiwyg = "true";
defparam \RAM1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N40
dffeas \RAM1|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~41 .is_wysiwyg = "true";
defparam \RAM1|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N32
dffeas \RAM1|ram~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~73 .is_wysiwyg = "true";
defparam \RAM1|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N30
cyclonev_lcell_comb \RAM1|ram~579 (
// Equation(s):
// \RAM1|ram~579_combout  = ( \RAM1|ram~73_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~41_q ) # (\ROM1|memROM~2_combout ) ) ) ) # ( !\RAM1|ram~73_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & \RAM1|ram~41_q ) ) ) ) # ( \RAM1|ram~73_q  & 
// ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~25_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~57_q )) ) ) ) # ( !\RAM1|ram~73_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~25_q ))) # 
// (\ROM1|memROM~2_combout  & (\RAM1|ram~57_q )) ) ) )

	.dataa(!\RAM1|ram~57_q ),
	.datab(!\RAM1|ram~25_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~41_q ),
	.datae(!\RAM1|ram~73_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~579 .extended_lut = "off";
defparam \RAM1|ram~579 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM1|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \RAM1|ram~583 (
// Equation(s):
// \RAM1|ram~583_combout  = ( \RAM1|ram~580_combout  & ( \RAM1|ram~579_combout  & ( (!\ROM1|memROM~23_combout ) # ((!\ROM1|memROM~21_combout  & (\RAM1|ram~581_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~582_combout )))) ) ) ) # ( 
// !\RAM1|ram~580_combout  & ( \RAM1|ram~579_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout )) # (\RAM1|ram~581_combout ))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~582_combout  & \ROM1|memROM~23_combout )))) ) ) ) # ( 
// \RAM1|ram~580_combout  & ( !\RAM1|ram~579_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~581_combout  & ((\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout ) # (\RAM1|ram~582_combout )))) ) ) ) # ( 
// !\RAM1|ram~580_combout  & ( !\RAM1|ram~579_combout  & ( (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout  & (\RAM1|ram~581_combout )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~582_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM1|ram~581_combout ),
	.datac(!\RAM1|ram~582_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~580_combout ),
	.dataf(!\RAM1|ram~579_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~583 .extended_lut = "off";
defparam \RAM1|ram~583 .lut_mask = 64'h00275527AA27FF27;
defparam \RAM1|ram~583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \RAM1|ram~489 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~489 .is_wysiwyg = "true";
defparam \RAM1|ram~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N55
dffeas \RAM1|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~297 .is_wysiwyg = "true";
defparam \RAM1|ram~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N13
dffeas \RAM1|ram~361 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~361 .is_wysiwyg = "true";
defparam \RAM1|ram~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N47
dffeas \RAM1|ram~425 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~425 .is_wysiwyg = "true";
defparam \RAM1|ram~425 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \RAM1|ram~586 (
// Equation(s):
// \RAM1|ram~586_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~489_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~361_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~425_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~297_q  ) ) )

	.dataa(!\RAM1|ram~489_q ),
	.datab(!\RAM1|ram~297_q ),
	.datac(!\RAM1|ram~361_q ),
	.datad(!\RAM1|ram~425_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~586 .extended_lut = "off";
defparam \RAM1|ram~586 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM1|ram~586 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \RAM1|ram~457feeder (
// Equation(s):
// \RAM1|ram~457feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~457feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~457feeder .extended_lut = "off";
defparam \RAM1|ram~457feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~457feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N26
dffeas \RAM1|ram~457 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~457 .is_wysiwyg = "true";
defparam \RAM1|ram~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \RAM1|ram~329 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~329 .is_wysiwyg = "true";
defparam \RAM1|ram~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \RAM1|ram~393 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~393 .is_wysiwyg = "true";
defparam \RAM1|ram~393 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \RAM1|ram~521feeder (
// Equation(s):
// \RAM1|ram~521feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~521feeder .extended_lut = "off";
defparam \RAM1|ram~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~521feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \RAM1|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~521 .is_wysiwyg = "true";
defparam \RAM1|ram~521 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \RAM1|ram~587 (
// Equation(s):
// \RAM1|ram~587_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~521_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~457_q  ) ) ) # ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~393_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~329_q  ) ) )

	.dataa(!\RAM1|ram~457_q ),
	.datab(!\RAM1|ram~329_q ),
	.datac(!\RAM1|ram~393_q ),
	.datad(!\RAM1|ram~521_q ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~587 .extended_lut = "off";
defparam \RAM1|ram~587 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM1|ram~587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \RAM1|ram~313 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~313 .is_wysiwyg = "true";
defparam \RAM1|ram~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \RAM1|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~505 .is_wysiwyg = "true";
defparam \RAM1|ram~505 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N51
cyclonev_lcell_comb \RAM1|ram~377feeder (
// Equation(s):
// \RAM1|ram~377feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~377feeder .extended_lut = "off";
defparam \RAM1|ram~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N52
dffeas \RAM1|ram~377 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~377 .is_wysiwyg = "true";
defparam \RAM1|ram~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N34
dffeas \RAM1|ram~441 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~441 .is_wysiwyg = "true";
defparam \RAM1|ram~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \RAM1|ram~585 (
// Equation(s):
// \RAM1|ram~585_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~505_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~377_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~441_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~313_q  ) ) )

	.dataa(!\RAM1|ram~313_q ),
	.datab(!\RAM1|ram~505_q ),
	.datac(!\RAM1|ram~377_q ),
	.datad(!\RAM1|ram~441_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~585 .extended_lut = "off";
defparam \RAM1|ram~585 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM1|ram~585 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N28
dffeas \RAM1|ram~409 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~409 .is_wysiwyg = "true";
defparam \RAM1|ram~409 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \RAM1|ram~473feeder (
// Equation(s):
// \RAM1|ram~473feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~473feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~473feeder .extended_lut = "off";
defparam \RAM1|ram~473feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~473feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N22
dffeas \RAM1|ram~473 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~473 .is_wysiwyg = "true";
defparam \RAM1|ram~473 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N21
cyclonev_lcell_comb \RAM1|ram~281feeder (
// Equation(s):
// \RAM1|ram~281feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~281feeder .extended_lut = "off";
defparam \RAM1|ram~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N22
dffeas \RAM1|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~281 .is_wysiwyg = "true";
defparam \RAM1|ram~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N58
dffeas \RAM1|ram~345 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~345 .is_wysiwyg = "true";
defparam \RAM1|ram~345 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \RAM1|ram~584 (
// Equation(s):
// \RAM1|ram~584_combout  = ( \RAM1|ram~345_q  & ( \ROM1|memROM~23_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~473_q ) ) ) ) # ( !\RAM1|ram~345_q  & ( \ROM1|memROM~23_combout  & ( (\RAM1|ram~473_q  & \ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~345_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~281_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~409_q )) ) ) ) # ( !\RAM1|ram~345_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~281_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~409_q )) ) ) )

	.dataa(!\RAM1|ram~409_q ),
	.datab(!\RAM1|ram~473_q ),
	.datac(!\RAM1|ram~281_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~345_q ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~584 .extended_lut = "off";
defparam \RAM1|ram~584 .lut_mask = 64'h0F550F550033FF33;
defparam \RAM1|ram~584 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \RAM1|ram~588 (
// Equation(s):
// \RAM1|ram~588_combout  = ( \RAM1|ram~585_combout  & ( \RAM1|ram~584_combout  & ( (!\ROM1|memROM~18_combout ) # ((!\ROM1|memROM~2_combout  & (\RAM1|ram~586_combout )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~587_combout )))) ) ) ) # ( 
// !\RAM1|ram~585_combout  & ( \RAM1|ram~584_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~2_combout )) # (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~2_combout  & (\RAM1|ram~586_combout )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~587_combout ))))) 
// ) ) ) # ( \RAM1|ram~585_combout  & ( !\RAM1|ram~584_combout  & ( (!\ROM1|memROM~18_combout  & (\ROM1|memROM~2_combout )) # (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~2_combout  & (\RAM1|ram~586_combout )) # (\ROM1|memROM~2_combout  & 
// ((\RAM1|ram~587_combout ))))) ) ) ) # ( !\RAM1|ram~585_combout  & ( !\RAM1|ram~584_combout  & ( (\ROM1|memROM~18_combout  & ((!\ROM1|memROM~2_combout  & (\RAM1|ram~586_combout )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~587_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM1|ram~586_combout ),
	.datad(!\RAM1|ram~587_combout ),
	.datae(!\RAM1|ram~585_combout ),
	.dataf(!\RAM1|ram~584_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~588 .extended_lut = "off";
defparam \RAM1|ram~588 .lut_mask = 64'h041526378C9DAEBF;
defparam \RAM1|ram~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N10
dffeas \RAM1|ram~417 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~417 .is_wysiwyg = "true";
defparam \RAM1|ram~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N16
dffeas \RAM1|ram~401 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~401 .is_wysiwyg = "true";
defparam \RAM1|ram~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \RAM1|ram~465 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~465 .is_wysiwyg = "true";
defparam \RAM1|ram~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \RAM1|ram~481 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~481 .is_wysiwyg = "true";
defparam \RAM1|ram~481 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \RAM1|ram~576 (
// Equation(s):
// \RAM1|ram~576_combout  = ( \RAM1|ram~481_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~417_q ) ) ) ) # ( !\RAM1|ram~481_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~417_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~481_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & (\RAM1|ram~401_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~465_q ))) ) ) ) # ( !\RAM1|ram~481_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & 
// (\RAM1|ram~401_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~465_q ))) ) ) )

	.dataa(!\RAM1|ram~417_q ),
	.datab(!\RAM1|ram~401_q ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\RAM1|ram~465_q ),
	.datae(!\RAM1|ram~481_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~576 .extended_lut = "off";
defparam \RAM1|ram~576 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM1|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N15
cyclonev_lcell_comb \RAM1|ram~273feeder (
// Equation(s):
// \RAM1|ram~273feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~273feeder .extended_lut = "off";
defparam \RAM1|ram~273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N17
dffeas \RAM1|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~273 .is_wysiwyg = "true";
defparam \RAM1|ram~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \RAM1|ram~337 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~337 .is_wysiwyg = "true";
defparam \RAM1|ram~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N28
dffeas \RAM1|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~289 .is_wysiwyg = "true";
defparam \RAM1|ram~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N56
dffeas \RAM1|ram~353 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~353 .is_wysiwyg = "true";
defparam \RAM1|ram~353 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \RAM1|ram~574 (
// Equation(s):
// \RAM1|ram~574_combout  = ( \RAM1|ram~353_q  & ( \ROM1|memROM~23_combout  & ( (\ROM1|memROM~18_combout ) # (\RAM1|ram~337_q ) ) ) ) # ( !\RAM1|ram~353_q  & ( \ROM1|memROM~23_combout  & ( (\RAM1|ram~337_q  & !\ROM1|memROM~18_combout ) ) ) ) # ( 
// \RAM1|ram~353_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~18_combout  & (\RAM1|ram~273_q )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~289_q ))) ) ) ) # ( !\RAM1|ram~353_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~18_combout  & 
// (\RAM1|ram~273_q )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~289_q ))) ) ) )

	.dataa(!\RAM1|ram~273_q ),
	.datab(!\RAM1|ram~337_q ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\RAM1|ram~289_q ),
	.datae(!\RAM1|ram~353_q ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~574 .extended_lut = "off";
defparam \RAM1|ram~574 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N28
dffeas \RAM1|ram~449 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~449 .is_wysiwyg = "true";
defparam \RAM1|ram~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N10
dffeas \RAM1|ram~433 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~433 .is_wysiwyg = "true";
defparam \RAM1|ram~433 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \RAM1|ram~497feeder (
// Equation(s):
// \RAM1|ram~497feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~497feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~497feeder .extended_lut = "off";
defparam \RAM1|ram~497feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~497feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N20
dffeas \RAM1|ram~497 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~497 .is_wysiwyg = "true";
defparam \RAM1|ram~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N56
dffeas \RAM1|ram~513 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~513 .is_wysiwyg = "true";
defparam \RAM1|ram~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N9
cyclonev_lcell_comb \RAM1|ram~577 (
// Equation(s):
// \RAM1|ram~577_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~513_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~449_q  ) ) ) # ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~497_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~433_q  ) ) )

	.dataa(!\RAM1|ram~449_q ),
	.datab(!\RAM1|ram~433_q ),
	.datac(!\RAM1|ram~497_q ),
	.datad(!\RAM1|ram~513_q ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~577 .extended_lut = "off";
defparam \RAM1|ram~577 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM1|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N29
dffeas \RAM1|ram~369 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~369 .is_wysiwyg = "true";
defparam \RAM1|ram~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \RAM1|ram~305 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~305 .is_wysiwyg = "true";
defparam \RAM1|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N4
dffeas \RAM1|ram~321 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~321 .is_wysiwyg = "true";
defparam \RAM1|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \RAM1|ram~385 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~385 .is_wysiwyg = "true";
defparam \RAM1|ram~385 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \RAM1|ram~575 (
// Equation(s):
// \RAM1|ram~575_combout  = ( \RAM1|ram~385_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~321_q ) ) ) ) # ( !\RAM1|ram~385_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~321_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~385_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & ((\RAM1|ram~305_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~369_q )) ) ) ) # ( !\RAM1|ram~385_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & 
// ((\RAM1|ram~305_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~369_q )) ) ) )

	.dataa(!\RAM1|ram~369_q ),
	.datab(!\RAM1|ram~305_q ),
	.datac(!\RAM1|ram~321_q ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~385_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~575 .extended_lut = "off";
defparam \RAM1|ram~575 .lut_mask = 64'h335533550F000FFF;
defparam \RAM1|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \RAM1|ram~578 (
// Equation(s):
// \RAM1|ram~578_combout  = ( \RAM1|ram~577_combout  & ( \RAM1|ram~575_combout  & ( ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~574_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~576_combout ))) # (\ROM1|memROM~2_combout ) ) ) ) # ( 
// !\RAM1|ram~577_combout  & ( \RAM1|ram~575_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~574_combout )) # (\ROM1|memROM~2_combout ))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & (\RAM1|ram~576_combout ))) ) ) ) # ( 
// \RAM1|ram~577_combout  & ( !\RAM1|ram~575_combout  & ( (!\ROM1|memROM~21_combout  & (!\ROM1|memROM~2_combout  & ((\RAM1|ram~574_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~576_combout )) # (\ROM1|memROM~2_combout ))) ) ) ) # ( 
// !\RAM1|ram~577_combout  & ( !\RAM1|ram~575_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~574_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~576_combout )))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\RAM1|ram~576_combout ),
	.datad(!\RAM1|ram~574_combout ),
	.datae(!\RAM1|ram~577_combout ),
	.dataf(!\RAM1|ram~575_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~578 .extended_lut = "off";
defparam \RAM1|ram~578 .lut_mask = 64'h048C159D26AE37BF;
defparam \RAM1|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N53
dffeas \RAM1|ram~177 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~177 .is_wysiwyg = "true";
defparam \RAM1|ram~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N4
dffeas \RAM1|ram~161 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~161 .is_wysiwyg = "true";
defparam \RAM1|ram~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N17
dffeas \RAM1|ram~145 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~145 .is_wysiwyg = "true";
defparam \RAM1|ram~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \RAM1|ram~193 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~193 .is_wysiwyg = "true";
defparam \RAM1|ram~193 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \RAM1|ram~570 (
// Equation(s):
// \RAM1|ram~570_combout  = ( \RAM1|ram~193_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout ) # (\RAM1|ram~161_q ) ) ) ) # ( !\RAM1|ram~193_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~161_q  & !\ROM1|memROM~2_combout ) ) ) ) # ( 
// \RAM1|ram~193_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~145_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~177_q )) ) ) ) # ( !\RAM1|ram~193_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & 
// ((\RAM1|ram~145_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~177_q )) ) ) )

	.dataa(!\RAM1|ram~177_q ),
	.datab(!\RAM1|ram~161_q ),
	.datac(!\RAM1|ram~145_q ),
	.datad(!\ROM1|memROM~2_combout ),
	.datae(!\RAM1|ram~193_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~570 .extended_lut = "off";
defparam \RAM1|ram~570 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \RAM1|ram~49feeder (
// Equation(s):
// \RAM1|ram~49feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~49feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~49feeder .extended_lut = "off";
defparam \RAM1|ram~49feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~49feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \RAM1|ram~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~49 .is_wysiwyg = "true";
defparam \RAM1|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \RAM1|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~33 .is_wysiwyg = "true";
defparam \RAM1|ram~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N10
dffeas \RAM1|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~17 .is_wysiwyg = "true";
defparam \RAM1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \RAM1|ram~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~65 .is_wysiwyg = "true";
defparam \RAM1|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \RAM1|ram~569 (
// Equation(s):
// \RAM1|ram~569_combout  = ( \RAM1|ram~65_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout ) # (\RAM1|ram~33_q ) ) ) ) # ( !\RAM1|ram~65_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~33_q  & !\ROM1|memROM~2_combout ) ) ) ) # ( \RAM1|ram~65_q  & 
// ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~17_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~49_q )) ) ) ) # ( !\RAM1|ram~65_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~17_q ))) # 
// (\ROM1|memROM~2_combout  & (\RAM1|ram~49_q )) ) ) )

	.dataa(!\RAM1|ram~49_q ),
	.datab(!\RAM1|ram~33_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~17_q ),
	.datae(!\RAM1|ram~65_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~569 .extended_lut = "off";
defparam \RAM1|ram~569 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N28
dffeas \RAM1|ram~209 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~209 .is_wysiwyg = "true";
defparam \RAM1|ram~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \RAM1|ram~257 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~257 .is_wysiwyg = "true";
defparam \RAM1|ram~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \RAM1|ram~241 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~241 .is_wysiwyg = "true";
defparam \RAM1|ram~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N55
dffeas \RAM1|ram~225 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~225 .is_wysiwyg = "true";
defparam \RAM1|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N15
cyclonev_lcell_comb \RAM1|ram~572 (
// Equation(s):
// \RAM1|ram~572_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~257_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~225_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~241_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~209_q  ) ) )

	.dataa(!\RAM1|ram~209_q ),
	.datab(!\RAM1|ram~257_q ),
	.datac(!\RAM1|ram~241_q ),
	.datad(!\RAM1|ram~225_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~572 .extended_lut = "off";
defparam \RAM1|ram~572 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM1|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N20
dffeas \RAM1|ram~129 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~129 .is_wysiwyg = "true";
defparam \RAM1|ram~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \RAM1|ram~97feeder (
// Equation(s):
// \RAM1|ram~97feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~97feeder .extended_lut = "off";
defparam \RAM1|ram~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N4
dffeas \RAM1|ram~97 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~97 .is_wysiwyg = "true";
defparam \RAM1|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N1
dffeas \RAM1|ram~81 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~81 .is_wysiwyg = "true";
defparam \RAM1|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \RAM1|ram~113 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~113 .is_wysiwyg = "true";
defparam \RAM1|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N21
cyclonev_lcell_comb \RAM1|ram~571 (
// Equation(s):
// \RAM1|ram~571_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~129_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~97_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~113_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~81_q  ) ) )

	.dataa(!\RAM1|ram~129_q ),
	.datab(!\RAM1|ram~97_q ),
	.datac(!\RAM1|ram~81_q ),
	.datad(!\RAM1|ram~113_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~571 .extended_lut = "off";
defparam \RAM1|ram~571 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM1|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \RAM1|ram~573 (
// Equation(s):
// \RAM1|ram~573_combout  = ( \RAM1|ram~572_combout  & ( \RAM1|ram~571_combout  & ( ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~570_combout ))) # (\ROM1|memROM~23_combout ) ) ) ) # ( 
// !\RAM1|ram~572_combout  & ( \RAM1|ram~571_combout  & ( (!\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~570_combout )))) # (\ROM1|memROM~23_combout  & 
// (((!\ROM1|memROM~21_combout )))) ) ) ) # ( \RAM1|ram~572_combout  & ( !\RAM1|ram~571_combout  & ( (!\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~570_combout )))) # 
// (\ROM1|memROM~23_combout  & (((\ROM1|memROM~21_combout )))) ) ) ) # ( !\RAM1|ram~572_combout  & ( !\RAM1|ram~571_combout  & ( (!\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout  & ((\RAM1|ram~569_combout ))) # (\ROM1|memROM~21_combout  & 
// (\RAM1|ram~570_combout )))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\RAM1|ram~570_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~569_combout ),
	.datae(!\RAM1|ram~572_combout ),
	.dataf(!\RAM1|ram~571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~573 .extended_lut = "off";
defparam \RAM1|ram~573 .lut_mask = 64'h02A207A752F257F7;
defparam \RAM1|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \RAM1|ram~589 (
// Equation(s):
// \RAM1|ram~589_combout  = ( \RAM1|ram~578_combout  & ( \RAM1|ram~573_combout  & ( (!\ROM1|memROM~14_combout ) # ((!\ROM1|memROM~12_combout  & (\RAM1|ram~583_combout )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~588_combout )))) ) ) ) # ( 
// !\RAM1|ram~578_combout  & ( \RAM1|ram~573_combout  & ( (!\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout ) # ((\RAM1|ram~583_combout )))) # (\ROM1|memROM~12_combout  & (\ROM1|memROM~14_combout  & ((\RAM1|ram~588_combout )))) ) ) ) # ( 
// \RAM1|ram~578_combout  & ( !\RAM1|ram~573_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~14_combout  & (\RAM1|ram~583_combout ))) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout ) # ((\RAM1|ram~588_combout )))) ) ) ) # ( 
// !\RAM1|ram~578_combout  & ( !\RAM1|ram~573_combout  & ( (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~12_combout  & (\RAM1|ram~583_combout )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~588_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\RAM1|ram~583_combout ),
	.datad(!\RAM1|ram~588_combout ),
	.datae(!\RAM1|ram~578_combout ),
	.dataf(!\RAM1|ram~573_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~589 .extended_lut = "off";
defparam \RAM1|ram~589 .lut_mask = 64'h021346578A9BCEDF;
defparam \RAM1|ram~589 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \dadoLido_DadoIN[2]~3 (
// Equation(s):
// \dadoLido_DadoIN[2]~3_combout  = ( \RAM1|ram~589_combout  & ( ((\SW[2]~input_o  & \comb~11_combout )) # (\RAM1|dado_out~0_combout ) ) ) # ( !\RAM1|ram~589_combout  & ( (\SW[2]~input_o  & \comb~11_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\comb~11_combout ),
	.datad(!\RAM1|dado_out~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~589_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[2]~3 .extended_lut = "off";
defparam \dadoLido_DadoIN[2]~3 .lut_mask = 64'h0505050505FF05FF;
defparam \dadoLido_DadoIN[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \CPU|ULA1|Add0~13 (
// Equation(s):
// \CPU|ULA1|Add0~13_sumout  = SUM(( \CPU|REGA|DOUT [3] ) + ( (!\CPU|Decodificador|saida[6]~4_combout  & (!\CPU|PC|DOUT [8] & ((\ROM1|memROM~29_combout )))) # (\CPU|Decodificador|saida[6]~4_combout  & (((\dadoLido_DadoIN[3]~4_combout )))) ) + ( 
// \CPU|ULA1|Add0~10  ))
// \CPU|ULA1|Add0~14  = CARRY(( \CPU|REGA|DOUT [3] ) + ( (!\CPU|Decodificador|saida[6]~4_combout  & (!\CPU|PC|DOUT [8] & ((\ROM1|memROM~29_combout )))) # (\CPU|Decodificador|saida[6]~4_combout  & (((\dadoLido_DadoIN[3]~4_combout )))) ) + ( \CPU|ULA1|Add0~10  
// ))

	.dataa(!\CPU|PC|DOUT [8]),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(!\dadoLido_DadoIN[3]~4_combout ),
	.datad(!\CPU|REGA|DOUT [3]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~29_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~13_sumout ),
	.cout(\CPU|ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~13 .extended_lut = "off";
defparam \CPU|ULA1|Add0~13 .lut_mask = 64'h0000FC74000000FF;
defparam \CPU|ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \CPU|ULA1|Add1~13 (
// Equation(s):
// \CPU|ULA1|Add1~13_sumout  = SUM(( (!\CPU|Decodificador|Equal6~0_combout  & (((!\dadoLido_DadoIN[3]~4_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & ((!\CPU|MUX2|Equal2~3_combout  & ((!\dadoLido_DadoIN[3]~4_combout ))) # (\CPU|MUX2|Equal2~3_combout 
//  & (!\ROM1|memROM~23_combout )))) ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA1|Add1~10  ))
// \CPU|ULA1|Add1~14  = CARRY(( (!\CPU|Decodificador|Equal6~0_combout  & (((!\dadoLido_DadoIN[3]~4_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & ((!\CPU|MUX2|Equal2~3_combout  & ((!\dadoLido_DadoIN[3]~4_combout ))) # (\CPU|MUX2|Equal2~3_combout  & 
// (!\ROM1|memROM~23_combout )))) ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA1|Add1~10  ))

	.dataa(!\CPU|Decodificador|Equal6~0_combout ),
	.datab(!\CPU|MUX2|Equal2~3_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\dadoLido_DadoIN[3]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~13_sumout ),
	.cout(\CPU|ULA1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~13 .extended_lut = "off";
defparam \CPU|ULA1|Add1~13 .lut_mask = 64'h0000FF000000FE10;
defparam \CPU|ULA1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \CPU|ULA1|saida[3]~3 (
// Equation(s):
// \CPU|ULA1|saida[3]~3_combout  = ( \CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~13_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & (\ROM1|memROM~23_combout )) # (\CPU|Decodificador|saida[6]~4_combout  & ((\dadoLido_DadoIN[3]~4_combout 
// ))) ) ) ) # ( !\CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~13_sumout  ) ) # ( \CPU|Decodificador|saida[4]~1_combout  & ( !\CPU|ULA1|Add1~13_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & (\ROM1|memROM~23_combout )) # 
// (\CPU|Decodificador|saida[6]~4_combout  & ((\dadoLido_DadoIN[3]~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\dadoLido_DadoIN[3]~4_combout ),
	.datae(!\CPU|Decodificador|saida[4]~1_combout ),
	.dataf(!\CPU|ULA1|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[3]~3 .extended_lut = "off";
defparam \CPU|ULA1|saida[3]~3 .lut_mask = 64'h00000C3FFFFF0C3F;
defparam \CPU|ULA1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N41
dffeas \CPU|REGA|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~13_sumout ),
	.asdata(\CPU|ULA1|saida[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N52
dffeas \RAM1|ram~250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~250 .is_wysiwyg = "true";
defparam \RAM1|ram~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N59
dffeas \RAM1|ram~378 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~378 .is_wysiwyg = "true";
defparam \RAM1|ram~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N48
cyclonev_lcell_comb \RAM1|ram~122feeder (
// Equation(s):
// \RAM1|ram~122feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~122feeder .extended_lut = "off";
defparam \RAM1|ram~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \RAM1|ram~122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~122 .is_wysiwyg = "true";
defparam \RAM1|ram~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N38
dffeas \RAM1|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~506 .is_wysiwyg = "true";
defparam \RAM1|ram~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \RAM1|ram~603 (
// Equation(s):
// \RAM1|ram~603_combout  = ( \RAM1|ram~506_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~250_q ) ) ) ) # ( !\RAM1|ram~506_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~250_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~506_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~122_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~378_q )) ) ) ) # ( !\RAM1|ram~506_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~122_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~378_q )) ) ) )

	.dataa(!\RAM1|ram~250_q ),
	.datab(!\RAM1|ram~378_q ),
	.datac(!\RAM1|ram~122_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~506_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~603 .extended_lut = "off";
defparam \RAM1|ram~603 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N56
dffeas \RAM1|ram~306 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~306 .is_wysiwyg = "true";
defparam \RAM1|ram~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N46
dffeas \RAM1|ram~178 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~178 .is_wysiwyg = "true";
defparam \RAM1|ram~178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \RAM1|ram~50feeder (
// Equation(s):
// \RAM1|ram~50feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~50feeder .extended_lut = "off";
defparam \RAM1|ram~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \RAM1|ram~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~50 .is_wysiwyg = "true";
defparam \RAM1|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N26
dffeas \RAM1|ram~434 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~434 .is_wysiwyg = "true";
defparam \RAM1|ram~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \RAM1|ram~600 (
// Equation(s):
// \RAM1|ram~600_combout  = ( \RAM1|ram~434_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~178_q ) ) ) ) # ( !\RAM1|ram~434_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~178_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~434_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~50_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~306_q )) ) ) ) # ( !\RAM1|ram~434_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~50_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~306_q )) ) ) )

	.dataa(!\RAM1|ram~306_q ),
	.datab(!\RAM1|ram~178_q ),
	.datac(!\RAM1|ram~50_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~434_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~600 .extended_lut = "off";
defparam \RAM1|ram~600 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~600 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \RAM1|ram~498 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~498 .is_wysiwyg = "true";
defparam \RAM1|ram~498 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N9
cyclonev_lcell_comb \RAM1|ram~114feeder (
// Equation(s):
// \RAM1|ram~114feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~114feeder .extended_lut = "off";
defparam \RAM1|ram~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N10
dffeas \RAM1|ram~114 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~114 .is_wysiwyg = "true";
defparam \RAM1|ram~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \RAM1|ram~242feeder (
// Equation(s):
// \RAM1|ram~242feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~242feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~242feeder .extended_lut = "off";
defparam \RAM1|ram~242feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~242feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \RAM1|ram~242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~242 .is_wysiwyg = "true";
defparam \RAM1|ram~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \RAM1|ram~370feeder (
// Equation(s):
// \RAM1|ram~370feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~370feeder .extended_lut = "off";
defparam \RAM1|ram~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N55
dffeas \RAM1|ram~370 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~370 .is_wysiwyg = "true";
defparam \RAM1|ram~370 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \RAM1|ram~602 (
// Equation(s):
// \RAM1|ram~602_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~498_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~242_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~370_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~114_q  ) ) )

	.dataa(!\RAM1|ram~498_q ),
	.datab(!\RAM1|ram~114_q ),
	.datac(!\RAM1|ram~242_q ),
	.datad(!\RAM1|ram~370_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~602 .extended_lut = "off";
defparam \RAM1|ram~602 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM1|ram~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \RAM1|ram~186 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~186 .is_wysiwyg = "true";
defparam \RAM1|ram~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N55
dffeas \RAM1|ram~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~58 .is_wysiwyg = "true";
defparam \RAM1|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N44
dffeas \RAM1|ram~442 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~442 .is_wysiwyg = "true";
defparam \RAM1|ram~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \RAM1|ram~314 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~314 .is_wysiwyg = "true";
defparam \RAM1|ram~314 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \RAM1|ram~601 (
// Equation(s):
// \RAM1|ram~601_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~442_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~186_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~314_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~58_q  ) ) )

	.dataa(!\RAM1|ram~186_q ),
	.datab(!\RAM1|ram~58_q ),
	.datac(!\RAM1|ram~442_q ),
	.datad(!\RAM1|ram~314_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~601 .extended_lut = "off";
defparam \RAM1|ram~601 .lut_mask = 64'h333300FF55550F0F;
defparam \RAM1|ram~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \RAM1|ram~604 (
// Equation(s):
// \RAM1|ram~604_combout  = ( \RAM1|ram~602_combout  & ( \RAM1|ram~601_combout  & ( (!\ROM1|memROM~14_combout  & (((\RAM1|ram~600_combout )) # (\ROM1|memROM~23_combout ))) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~603_combout 
// )))) ) ) ) # ( !\RAM1|ram~602_combout  & ( \RAM1|ram~601_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & ((\RAM1|ram~600_combout )))) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~603_combout )))) ) ) ) # 
// ( \RAM1|ram~602_combout  & ( !\RAM1|ram~601_combout  & ( (!\ROM1|memROM~14_combout  & (((\RAM1|ram~600_combout )) # (\ROM1|memROM~23_combout ))) # (\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & (\RAM1|ram~603_combout ))) ) ) ) # ( 
// !\RAM1|ram~602_combout  & ( !\RAM1|ram~601_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & ((\RAM1|ram~600_combout )))) # (\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & (\RAM1|ram~603_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~603_combout ),
	.datad(!\RAM1|ram~600_combout ),
	.datae(!\RAM1|ram~602_combout ),
	.dataf(!\RAM1|ram~601_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~604 .extended_lut = "off";
defparam \RAM1|ram~604 .lut_mask = 64'h018923AB45CD67EF;
defparam \RAM1|ram~604 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \RAM1|ram~162feeder (
// Equation(s):
// \RAM1|ram~162feeder_combout  = \CPU|REGA|DOUT [3]

	.dataa(gnd),
	.datab(!\CPU|REGA|DOUT [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~162feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~162feeder .extended_lut = "off";
defparam \RAM1|ram~162feeder .lut_mask = 64'h3333333333333333;
defparam \RAM1|ram~162feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N2
dffeas \RAM1|ram~162 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~162 .is_wysiwyg = "true";
defparam \RAM1|ram~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \RAM1|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~34 .is_wysiwyg = "true";
defparam \RAM1|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N22
dffeas \RAM1|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~290 .is_wysiwyg = "true";
defparam \RAM1|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N8
dffeas \RAM1|ram~418 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~418 .is_wysiwyg = "true";
defparam \RAM1|ram~418 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \RAM1|ram~595 (
// Equation(s):
// \RAM1|ram~595_combout  = ( \RAM1|ram~418_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~162_q ) ) ) ) # ( !\RAM1|ram~418_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~162_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~418_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & (\RAM1|ram~34_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~290_q ))) ) ) ) # ( !\RAM1|ram~418_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & 
// (\RAM1|ram~34_q )) # (\ROM1|memROM~12_combout  & ((\RAM1|ram~290_q ))) ) ) )

	.dataa(!\RAM1|ram~162_q ),
	.datab(!\RAM1|ram~34_q ),
	.datac(!\RAM1|ram~290_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~418_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~595 .extended_lut = "off";
defparam \RAM1|ram~595 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~595 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N23
dffeas \RAM1|ram~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~106 .is_wysiwyg = "true";
defparam \RAM1|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N44
dffeas \RAM1|ram~490 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~490 .is_wysiwyg = "true";
defparam \RAM1|ram~490 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \RAM1|ram~234feeder (
// Equation(s):
// \RAM1|ram~234feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~234feeder .extended_lut = "off";
defparam \RAM1|ram~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N25
dffeas \RAM1|ram~234 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~234 .is_wysiwyg = "true";
defparam \RAM1|ram~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N50
dffeas \RAM1|ram~362 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~362 .is_wysiwyg = "true";
defparam \RAM1|ram~362 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N45
cyclonev_lcell_comb \RAM1|ram~598 (
// Equation(s):
// \RAM1|ram~598_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~490_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~362_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~234_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~106_q  ) ) )

	.dataa(!\RAM1|ram~106_q ),
	.datab(!\RAM1|ram~490_q ),
	.datac(!\RAM1|ram~234_q ),
	.datad(!\RAM1|ram~362_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~598 .extended_lut = "off";
defparam \RAM1|ram~598 .lut_mask = 64'h55550F0F00FF3333;
defparam \RAM1|ram~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N53
dffeas \RAM1|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~298 .is_wysiwyg = "true";
defparam \RAM1|ram~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \RAM1|ram~170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~170 .is_wysiwyg = "true";
defparam \RAM1|ram~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \RAM1|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~42 .is_wysiwyg = "true";
defparam \RAM1|ram~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \RAM1|ram~426 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~426 .is_wysiwyg = "true";
defparam \RAM1|ram~426 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \RAM1|ram~596 (
// Equation(s):
// \RAM1|ram~596_combout  = ( \RAM1|ram~426_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~170_q ) ) ) ) # ( !\RAM1|ram~426_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~170_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~426_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~42_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~298_q )) ) ) ) # ( !\RAM1|ram~426_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~42_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~298_q )) ) ) )

	.dataa(!\RAM1|ram~298_q ),
	.datab(!\RAM1|ram~170_q ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\RAM1|ram~42_q ),
	.datae(!\RAM1|ram~426_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~596 .extended_lut = "off";
defparam \RAM1|ram~596 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N3
cyclonev_lcell_comb \RAM1|ram~98feeder (
// Equation(s):
// \RAM1|ram~98feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~98feeder .extended_lut = "off";
defparam \RAM1|ram~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N4
dffeas \RAM1|ram~98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~98 .is_wysiwyg = "true";
defparam \RAM1|ram~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \RAM1|ram~226 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~226 .is_wysiwyg = "true";
defparam \RAM1|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \RAM1|ram~482 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~482 .is_wysiwyg = "true";
defparam \RAM1|ram~482 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \RAM1|ram~354feeder (
// Equation(s):
// \RAM1|ram~354feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~354feeder .extended_lut = "off";
defparam \RAM1|ram~354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~354feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N35
dffeas \RAM1|ram~354 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~354 .is_wysiwyg = "true";
defparam \RAM1|ram~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \RAM1|ram~597 (
// Equation(s):
// \RAM1|ram~597_combout  = ( \ROM1|memROM~12_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~482_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~226_q  ) ) ) # ( \ROM1|memROM~12_combout  & ( !\ROM1|memROM~21_combout  & 
// ( \RAM1|ram~354_q  ) ) ) # ( !\ROM1|memROM~12_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~98_q  ) ) )

	.dataa(!\RAM1|ram~98_q ),
	.datab(!\RAM1|ram~226_q ),
	.datac(!\RAM1|ram~482_q ),
	.datad(!\RAM1|ram~354_q ),
	.datae(!\ROM1|memROM~12_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~597 .extended_lut = "off";
defparam \RAM1|ram~597 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM1|ram~597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \RAM1|ram~599 (
// Equation(s):
// \RAM1|ram~599_combout  = ( \RAM1|ram~596_combout  & ( \RAM1|ram~597_combout  & ( (!\ROM1|memROM~14_combout  & (((\RAM1|ram~595_combout )) # (\ROM1|memROM~23_combout ))) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~598_combout 
// )))) ) ) ) # ( !\RAM1|ram~596_combout  & ( \RAM1|ram~597_combout  & ( (!\ROM1|memROM~14_combout  & (((\RAM1|ram~595_combout )) # (\ROM1|memROM~23_combout ))) # (\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~598_combout )))) ) ) ) # ( 
// \RAM1|ram~596_combout  & ( !\RAM1|ram~597_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~595_combout ))) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~598_combout )))) ) ) ) # ( 
// !\RAM1|ram~596_combout  & ( !\RAM1|ram~597_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~595_combout ))) # (\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~598_combout )))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~595_combout ),
	.datad(!\RAM1|ram~598_combout ),
	.datae(!\RAM1|ram~596_combout ),
	.dataf(!\RAM1|ram~597_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~599 .extended_lut = "off";
defparam \RAM1|ram~599 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM1|ram~599 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N56
dffeas \RAM1|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~26 .is_wysiwyg = "true";
defparam \RAM1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \RAM1|ram~282feeder (
// Equation(s):
// \RAM1|ram~282feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~282feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~282feeder .extended_lut = "off";
defparam \RAM1|ram~282feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~282feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \RAM1|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~282 .is_wysiwyg = "true";
defparam \RAM1|ram~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N13
dffeas \RAM1|ram~410 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~410 .is_wysiwyg = "true";
defparam \RAM1|ram~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N7
dffeas \RAM1|ram~154 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~154 .is_wysiwyg = "true";
defparam \RAM1|ram~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N0
cyclonev_lcell_comb \RAM1|ram~591 (
// Equation(s):
// \RAM1|ram~591_combout  = ( \RAM1|ram~154_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~282_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~410_q ))) ) ) ) # ( !\RAM1|ram~154_q  & ( \ROM1|memROM~12_combout  & ( 
// (!\ROM1|memROM~21_combout  & (\RAM1|ram~282_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~410_q ))) ) ) ) # ( \RAM1|ram~154_q  & ( !\ROM1|memROM~12_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~26_q ) ) ) ) # ( !\RAM1|ram~154_q  & ( 
// !\ROM1|memROM~12_combout  & ( (\RAM1|ram~26_q  & !\ROM1|memROM~21_combout ) ) ) )

	.dataa(!\RAM1|ram~26_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~282_q ),
	.datad(!\RAM1|ram~410_q ),
	.datae(!\RAM1|ram~154_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~591 .extended_lut = "off";
defparam \RAM1|ram~591 .lut_mask = 64'h444477770C3F0C3F;
defparam \RAM1|ram~591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \RAM1|ram~338feeder (
// Equation(s):
// \RAM1|ram~338feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~338feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~338feeder .extended_lut = "off";
defparam \RAM1|ram~338feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~338feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \RAM1|ram~338 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~338 .is_wysiwyg = "true";
defparam \RAM1|ram~338 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \RAM1|ram~210feeder (
// Equation(s):
// \RAM1|ram~210feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~210feeder .extended_lut = "off";
defparam \RAM1|ram~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N52
dffeas \RAM1|ram~210 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~210 .is_wysiwyg = "true";
defparam \RAM1|ram~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N25
dffeas \RAM1|ram~82 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~82 .is_wysiwyg = "true";
defparam \RAM1|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \RAM1|ram~466 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~466 .is_wysiwyg = "true";
defparam \RAM1|ram~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \RAM1|ram~592 (
// Equation(s):
// \RAM1|ram~592_combout  = ( \RAM1|ram~466_q  & ( \ROM1|memROM~21_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~210_q ) ) ) ) # ( !\RAM1|ram~466_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~210_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~466_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~82_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~338_q )) ) ) ) # ( !\RAM1|ram~466_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~82_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~338_q )) ) ) )

	.dataa(!\RAM1|ram~338_q ),
	.datab(!\RAM1|ram~210_q ),
	.datac(!\RAM1|ram~82_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~466_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~592 .extended_lut = "off";
defparam \RAM1|ram~592 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM1|ram~592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \RAM1|ram~18feeder (
// Equation(s):
// \RAM1|ram~18feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~18feeder .extended_lut = "off";
defparam \RAM1|ram~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N38
dffeas \RAM1|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~18 .is_wysiwyg = "true";
defparam \RAM1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \RAM1|ram~402 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~402 .is_wysiwyg = "true";
defparam \RAM1|ram~402 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \RAM1|ram~274feeder (
// Equation(s):
// \RAM1|ram~274feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~274feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~274feeder .extended_lut = "off";
defparam \RAM1|ram~274feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~274feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N4
dffeas \RAM1|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~274 .is_wysiwyg = "true";
defparam \RAM1|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N50
dffeas \RAM1|ram~146 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~146 .is_wysiwyg = "true";
defparam \RAM1|ram~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \RAM1|ram~590 (
// Equation(s):
// \RAM1|ram~590_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~402_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~274_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~146_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~18_q  ) ) )

	.dataa(!\RAM1|ram~18_q ),
	.datab(!\RAM1|ram~402_q ),
	.datac(!\RAM1|ram~274_q ),
	.datad(!\RAM1|ram~146_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~590 .extended_lut = "off";
defparam \RAM1|ram~590 .lut_mask = 64'h555500FF0F0F3333;
defparam \RAM1|ram~590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \RAM1|ram~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~90 .is_wysiwyg = "true";
defparam \RAM1|ram~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \RAM1|ram~218 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~218 .is_wysiwyg = "true";
defparam \RAM1|ram~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N59
dffeas \RAM1|ram~346 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~346 .is_wysiwyg = "true";
defparam \RAM1|ram~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \RAM1|ram~474 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~474 .is_wysiwyg = "true";
defparam \RAM1|ram~474 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \RAM1|ram~593 (
// Equation(s):
// \RAM1|ram~593_combout  = ( \RAM1|ram~474_q  & ( \ROM1|memROM~12_combout  & ( (\RAM1|ram~346_q ) # (\ROM1|memROM~21_combout ) ) ) ) # ( !\RAM1|ram~474_q  & ( \ROM1|memROM~12_combout  & ( (!\ROM1|memROM~21_combout  & \RAM1|ram~346_q ) ) ) ) # ( 
// \RAM1|ram~474_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~90_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~218_q ))) ) ) ) # ( !\RAM1|ram~474_q  & ( !\ROM1|memROM~12_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~90_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~218_q ))) ) ) )

	.dataa(!\RAM1|ram~90_q ),
	.datab(!\RAM1|ram~218_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~346_q ),
	.datae(!\RAM1|ram~474_q ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~593 .extended_lut = "off";
defparam \RAM1|ram~593 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \RAM1|ram~594 (
// Equation(s):
// \RAM1|ram~594_combout  = ( \RAM1|ram~590_combout  & ( \RAM1|ram~593_combout  & ( (!\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~592_combout )))) # (\ROM1|memROM~14_combout  & (((\RAM1|ram~591_combout )) # (\ROM1|memROM~23_combout 
// ))) ) ) ) # ( !\RAM1|ram~590_combout  & ( \RAM1|ram~593_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~592_combout )))) # (\ROM1|memROM~14_combout  & (((\RAM1|ram~591_combout )) # (\ROM1|memROM~23_combout ))) ) ) ) # ( 
// \RAM1|ram~590_combout  & ( !\RAM1|ram~593_combout  & ( (!\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~592_combout )))) # (\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~591_combout ))) ) ) ) # ( 
// !\RAM1|ram~590_combout  & ( !\RAM1|ram~593_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~592_combout )))) # (\ROM1|memROM~14_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~591_combout ))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~591_combout ),
	.datad(!\RAM1|ram~592_combout ),
	.datae(!\RAM1|ram~590_combout ),
	.dataf(!\RAM1|ram~593_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~594 .extended_lut = "off";
defparam \RAM1|ram~594 .lut_mask = 64'h04268CAE15379DBF;
defparam \RAM1|ram~594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N39
cyclonev_lcell_comb \RAM1|ram~258feeder (
// Equation(s):
// \RAM1|ram~258feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~258feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~258feeder .extended_lut = "off";
defparam \RAM1|ram~258feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~258feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N40
dffeas \RAM1|ram~258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~258 .is_wysiwyg = "true";
defparam \RAM1|ram~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N34
dffeas \RAM1|ram~266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~266 .is_wysiwyg = "true";
defparam \RAM1|ram~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \RAM1|ram~522feeder (
// Equation(s):
// \RAM1|ram~522feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~522feeder .extended_lut = "off";
defparam \RAM1|ram~522feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~522feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \RAM1|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~522 .is_wysiwyg = "true";
defparam \RAM1|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \RAM1|ram~514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~514 .is_wysiwyg = "true";
defparam \RAM1|ram~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N57
cyclonev_lcell_comb \RAM1|ram~608 (
// Equation(s):
// \RAM1|ram~608_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~522_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~514_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~266_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~258_q  ) ) )

	.dataa(!\RAM1|ram~258_q ),
	.datab(!\RAM1|ram~266_q ),
	.datac(!\RAM1|ram~522_q ),
	.datad(!\RAM1|ram~514_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~608 .extended_lut = "off";
defparam \RAM1|ram~608 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM1|ram~608 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \RAM1|ram~202feeder (
// Equation(s):
// \RAM1|ram~202feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~202feeder .extended_lut = "off";
defparam \RAM1|ram~202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N17
dffeas \RAM1|ram~202 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~202 .is_wysiwyg = "true";
defparam \RAM1|ram~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N52
dffeas \RAM1|ram~450 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~450 .is_wysiwyg = "true";
defparam \RAM1|ram~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N28
dffeas \RAM1|ram~194 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~194 .is_wysiwyg = "true";
defparam \RAM1|ram~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \RAM1|ram~458 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~458 .is_wysiwyg = "true";
defparam \RAM1|ram~458 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \RAM1|ram~606 (
// Equation(s):
// \RAM1|ram~606_combout  = ( \RAM1|ram~458_q  & ( \ROM1|memROM~14_combout  & ( (\ROM1|memROM~12_combout ) # (\RAM1|ram~202_q ) ) ) ) # ( !\RAM1|ram~458_q  & ( \ROM1|memROM~14_combout  & ( (\RAM1|ram~202_q  & !\ROM1|memROM~12_combout ) ) ) ) # ( 
// \RAM1|ram~458_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~12_combout  & ((\RAM1|ram~194_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~450_q )) ) ) ) # ( !\RAM1|ram~458_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~12_combout  & 
// ((\RAM1|ram~194_q ))) # (\ROM1|memROM~12_combout  & (\RAM1|ram~450_q )) ) ) )

	.dataa(!\RAM1|ram~202_q ),
	.datab(!\RAM1|ram~450_q ),
	.datac(!\RAM1|ram~194_q ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(!\RAM1|ram~458_q ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~606 .extended_lut = "off";
defparam \RAM1|ram~606 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \RAM1|ram~394 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~394 .is_wysiwyg = "true";
defparam \RAM1|ram~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \RAM1|ram~130 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~130 .is_wysiwyg = "true";
defparam \RAM1|ram~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N8
dffeas \RAM1|ram~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~138 .is_wysiwyg = "true";
defparam \RAM1|ram~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \RAM1|ram~386 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~386 .is_wysiwyg = "true";
defparam \RAM1|ram~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \RAM1|ram~607 (
// Equation(s):
// \RAM1|ram~607_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~394_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~386_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~138_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~130_q  ) ) )

	.dataa(!\RAM1|ram~394_q ),
	.datab(!\RAM1|ram~130_q ),
	.datac(!\RAM1|ram~138_q ),
	.datad(!\RAM1|ram~386_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~607 .extended_lut = "off";
defparam \RAM1|ram~607 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM1|ram~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N1
dffeas \RAM1|ram~322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~322 .is_wysiwyg = "true";
defparam \RAM1|ram~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N45
cyclonev_lcell_comb \RAM1|ram~330feeder (
// Equation(s):
// \RAM1|ram~330feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~330feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~330feeder .extended_lut = "off";
defparam \RAM1|ram~330feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~330feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N46
dffeas \RAM1|ram~330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~330 .is_wysiwyg = "true";
defparam \RAM1|ram~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N51
cyclonev_lcell_comb \RAM1|ram~74feeder (
// Equation(s):
// \RAM1|ram~74feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~74feeder .extended_lut = "off";
defparam \RAM1|ram~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N53
dffeas \RAM1|ram~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~74 .is_wysiwyg = "true";
defparam \RAM1|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N31
dffeas \RAM1|ram~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~66 .is_wysiwyg = "true";
defparam \RAM1|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N24
cyclonev_lcell_comb \RAM1|ram~605 (
// Equation(s):
// \RAM1|ram~605_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~330_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~12_combout  & ( \RAM1|ram~322_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & 
// ( \RAM1|ram~74_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~12_combout  & ( \RAM1|ram~66_q  ) ) )

	.dataa(!\RAM1|ram~322_q ),
	.datab(!\RAM1|ram~330_q ),
	.datac(!\RAM1|ram~74_q ),
	.datad(!\RAM1|ram~66_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~605 .extended_lut = "off";
defparam \RAM1|ram~605 .lut_mask = 64'h00FF0F0F55553333;
defparam \RAM1|ram~605 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \RAM1|ram~609 (
// Equation(s):
// \RAM1|ram~609_combout  = ( \RAM1|ram~607_combout  & ( \RAM1|ram~605_combout  & ( (!\ROM1|memROM~21_combout ) # ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~606_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~608_combout ))) ) ) ) # ( 
// !\RAM1|ram~607_combout  & ( \RAM1|ram~605_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~606_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~608_combout )))) ) ) ) # ( \RAM1|ram~607_combout  & ( !\RAM1|ram~605_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~606_combout ))) # 
// (\ROM1|memROM~23_combout  & (\RAM1|ram~608_combout )))) ) ) ) # ( !\RAM1|ram~607_combout  & ( !\RAM1|ram~605_combout  & ( (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~606_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~608_combout )))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM1|ram~608_combout ),
	.datac(!\RAM1|ram~606_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~607_combout ),
	.dataf(!\RAM1|ram~605_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~609 .extended_lut = "off";
defparam \RAM1|ram~609 .lut_mask = 64'h051105BBAF11AFBB;
defparam \RAM1|ram~609 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \RAM1|ram~610 (
// Equation(s):
// \RAM1|ram~610_combout  = ( \RAM1|ram~594_combout  & ( \RAM1|ram~609_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~18_combout ) # ((\RAM1|ram~599_combout )))) # (\ROM1|memROM~2_combout  & (((\RAM1|ram~604_combout )) # (\ROM1|memROM~18_combout 
// ))) ) ) ) # ( !\RAM1|ram~594_combout  & ( \RAM1|ram~609_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & ((\RAM1|ram~599_combout )))) # (\ROM1|memROM~2_combout  & (((\RAM1|ram~604_combout )) # (\ROM1|memROM~18_combout ))) ) ) ) # ( 
// \RAM1|ram~594_combout  & ( !\RAM1|ram~609_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~18_combout ) # ((\RAM1|ram~599_combout )))) # (\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & (\RAM1|ram~604_combout ))) ) ) ) # ( 
// !\RAM1|ram~594_combout  & ( !\RAM1|ram~609_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~18_combout  & ((\RAM1|ram~599_combout )))) # (\ROM1|memROM~2_combout  & (!\ROM1|memROM~18_combout  & (\RAM1|ram~604_combout ))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\RAM1|ram~604_combout ),
	.datad(!\RAM1|ram~599_combout ),
	.datae(!\RAM1|ram~594_combout ),
	.dataf(!\RAM1|ram~609_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~610 .extended_lut = "off";
defparam \RAM1|ram~610 .lut_mask = 64'h04268CAE15379DBF;
defparam \RAM1|ram~610 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \dadoLido_DadoIN[3]~4 (
// Equation(s):
// \dadoLido_DadoIN[3]~4_combout  = ( \RAM1|dado_out~0_combout  & ( \RAM1|ram~610_combout  ) ) # ( !\RAM1|dado_out~0_combout  & ( \RAM1|ram~610_combout  & ( (\SW[3]~input_o  & \comb~11_combout ) ) ) ) # ( \RAM1|dado_out~0_combout  & ( !\RAM1|ram~610_combout  
// & ( (\SW[3]~input_o  & \comb~11_combout ) ) ) ) # ( !\RAM1|dado_out~0_combout  & ( !\RAM1|ram~610_combout  & ( (\SW[3]~input_o  & \comb~11_combout ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\comb~11_combout ),
	.datad(gnd),
	.datae(!\RAM1|dado_out~0_combout ),
	.dataf(!\RAM1|ram~610_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[3]~4 .extended_lut = "off";
defparam \dadoLido_DadoIN[3]~4 .lut_mask = 64'h050505050505FFFF;
defparam \dadoLido_DadoIN[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \CPU|ULA1|Add0~17 (
// Equation(s):
// \CPU|ULA1|Add0~17_sumout  = SUM(( \CPU|REGA|DOUT [4] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[4]~5_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[4]~5_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~21_combout )))) ) + ( \CPU|ULA1|Add0~14  ))
// \CPU|ULA1|Add0~18  = CARRY(( \CPU|REGA|DOUT [4] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[4]~5_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[4]~5_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~21_combout )))) ) + ( \CPU|ULA1|Add0~14  ))

	.dataa(!\CPU|MUX2|Equal2~3_combout ),
	.datab(!\CPU|Decodificador|Equal6~0_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\CPU|REGA|DOUT [4]),
	.datae(gnd),
	.dataf(!\dadoLido_DadoIN[4]~5_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~17_sumout ),
	.cout(\CPU|ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~17 .extended_lut = "off";
defparam \CPU|ULA1|Add0~17 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \CPU|ULA1|Add1~17 (
// Equation(s):
// \CPU|ULA1|Add1~17_sumout  = SUM(( (!\CPU|Decodificador|Equal6~0_combout  & (((!\dadoLido_DadoIN[4]~5_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & ((!\CPU|MUX2|Equal2~3_combout  & ((!\dadoLido_DadoIN[4]~5_combout ))) # (\CPU|MUX2|Equal2~3_combout 
//  & (!\ROM1|memROM~21_combout )))) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add1~14  ))
// \CPU|ULA1|Add1~18  = CARRY(( (!\CPU|Decodificador|Equal6~0_combout  & (((!\dadoLido_DadoIN[4]~5_combout )))) # (\CPU|Decodificador|Equal6~0_combout  & ((!\CPU|MUX2|Equal2~3_combout  & ((!\dadoLido_DadoIN[4]~5_combout ))) # (\CPU|MUX2|Equal2~3_combout  & 
// (!\ROM1|memROM~21_combout )))) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA1|Add1~14  ))

	.dataa(!\CPU|Decodificador|Equal6~0_combout ),
	.datab(!\CPU|MUX2|Equal2~3_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\dadoLido_DadoIN[4]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~17_sumout ),
	.cout(\CPU|ULA1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~17 .extended_lut = "off";
defparam \CPU|ULA1|Add1~17 .lut_mask = 64'h0000FF000000FE10;
defparam \CPU|ULA1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \CPU|ULA1|saida[4]~4 (
// Equation(s):
// \CPU|ULA1|saida[4]~4_combout  = ( \CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~17_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & ((\ROM1|memROM~21_combout ))) # (\CPU|Decodificador|saida[6]~4_combout  & (\dadoLido_DadoIN[4]~5_combout 
// )) ) ) ) # ( !\CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~17_sumout  ) ) # ( \CPU|Decodificador|saida[4]~1_combout  & ( !\CPU|ULA1|Add1~17_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & ((\ROM1|memROM~21_combout ))) # 
// (\CPU|Decodificador|saida[6]~4_combout  & (\dadoLido_DadoIN[4]~5_combout )) ) ) )

	.dataa(!\dadoLido_DadoIN[4]~5_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\CPU|Decodificador|saida[6]~4_combout ),
	.datae(!\CPU|Decodificador|saida[4]~1_combout ),
	.dataf(!\CPU|ULA1|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA1|saida[4]~4 .lut_mask = 64'h00000F55FFFF0F55;
defparam \CPU|ULA1|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N44
dffeas \CPU|REGA|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~17_sumout ),
	.asdata(\CPU|ULA1|saida[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \CPU|ULA1|Add0~21 (
// Equation(s):
// \CPU|ULA1|Add0~21_sumout  = SUM(( \CPU|REGA|DOUT [5] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[5]~6_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[5]~6_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~12_combout )))) ) + ( \CPU|ULA1|Add0~18  ))
// \CPU|ULA1|Add0~22  = CARRY(( \CPU|REGA|DOUT [5] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[5]~6_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[5]~6_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~12_combout )))) ) + ( \CPU|ULA1|Add0~18  ))

	.dataa(!\CPU|MUX2|Equal2~3_combout ),
	.datab(!\CPU|Decodificador|Equal6~0_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\CPU|REGA|DOUT [5]),
	.datae(gnd),
	.dataf(!\dadoLido_DadoIN[5]~6_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~21_sumout ),
	.cout(\CPU|ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~21 .extended_lut = "off";
defparam \CPU|ULA1|Add0~21 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \CPU|ULA1|saida[5]~5 (
// Equation(s):
// \CPU|ULA1|saida[5]~5_combout  = ( \CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~21_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & (\ROM1|memROM~12_combout )) # (\CPU|Decodificador|saida[6]~4_combout  & ((\dadoLido_DadoIN[5]~6_combout 
// ))) ) ) ) # ( !\CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~21_sumout  ) ) # ( \CPU|Decodificador|saida[4]~1_combout  & ( !\CPU|ULA1|Add1~21_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & (\ROM1|memROM~12_combout )) # 
// (\CPU|Decodificador|saida[6]~4_combout  & ((\dadoLido_DadoIN[5]~6_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\dadoLido_DadoIN[5]~6_combout ),
	.datae(!\CPU|Decodificador|saida[4]~1_combout ),
	.dataf(!\CPU|ULA1|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA1|saida[5]~5 .lut_mask = 64'h00000C3FFFFF0C3F;
defparam \CPU|ULA1|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N47
dffeas \CPU|REGA|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~21_sumout ),
	.asdata(\CPU|ULA1|saida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \RAM1|ram~380 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~380 .is_wysiwyg = "true";
defparam \RAM1|ram~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \RAM1|ram~476 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~476 .is_wysiwyg = "true";
defparam \RAM1|ram~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \RAM1|ram~348feeder (
// Equation(s):
// \RAM1|ram~348feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~348feeder .extended_lut = "off";
defparam \RAM1|ram~348feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~348feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \RAM1|ram~348 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~348 .is_wysiwyg = "true";
defparam \RAM1|ram~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N32
dffeas \RAM1|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~508 .is_wysiwyg = "true";
defparam \RAM1|ram~508 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \RAM1|ram~649 (
// Equation(s):
// \RAM1|ram~649_combout  = ( \RAM1|ram~508_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~380_q ) ) ) ) # ( !\RAM1|ram~508_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~380_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~508_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~348_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~476_q )) ) ) ) # ( !\RAM1|ram~508_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~348_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~476_q )) ) ) )

	.dataa(!\RAM1|ram~380_q ),
	.datab(!\RAM1|ram~476_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~348_q ),
	.datae(!\RAM1|ram~508_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~649 .extended_lut = "off";
defparam \RAM1|ram~649 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \RAM1|ram~412feeder (
// Equation(s):
// \RAM1|ram~412feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~412feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~412feeder .extended_lut = "off";
defparam \RAM1|ram~412feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~412feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N40
dffeas \RAM1|ram~412 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~412 .is_wysiwyg = "true";
defparam \RAM1|ram~412 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \RAM1|ram~284feeder (
// Equation(s):
// \RAM1|ram~284feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~284feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~284feeder .extended_lut = "off";
defparam \RAM1|ram~284feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~284feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N31
dffeas \RAM1|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~284 .is_wysiwyg = "true";
defparam \RAM1|ram~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N22
dffeas \RAM1|ram~444 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~444 .is_wysiwyg = "true";
defparam \RAM1|ram~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N34
dffeas \RAM1|ram~316 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~316 .is_wysiwyg = "true";
defparam \RAM1|ram~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \RAM1|ram~647 (
// Equation(s):
// \RAM1|ram~647_combout  = ( \RAM1|ram~316_q  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~444_q ) ) ) ) # ( !\RAM1|ram~316_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~21_combout  & \RAM1|ram~444_q ) ) ) ) # ( 
// \RAM1|ram~316_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~284_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~412_q )) ) ) ) # ( !\RAM1|ram~316_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~284_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~412_q )) ) ) )

	.dataa(!\RAM1|ram~412_q ),
	.datab(!\RAM1|ram~284_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~444_q ),
	.datae(!\RAM1|ram~316_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~647 .extended_lut = "off";
defparam \RAM1|ram~647 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM1|ram~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \RAM1|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~524 .is_wysiwyg = "true";
defparam \RAM1|ram~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \RAM1|ram~396feeder (
// Equation(s):
// \RAM1|ram~396feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~396feeder .extended_lut = "off";
defparam \RAM1|ram~396feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~396feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N22
dffeas \RAM1|ram~396 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~396 .is_wysiwyg = "true";
defparam \RAM1|ram~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N8
dffeas \RAM1|ram~492 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~492 .is_wysiwyg = "true";
defparam \RAM1|ram~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N28
dffeas \RAM1|ram~364 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~364 .is_wysiwyg = "true";
defparam \RAM1|ram~364 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \RAM1|ram~650 (
// Equation(s):
// \RAM1|ram~650_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~524_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~396_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~492_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~364_q  ) ) )

	.dataa(!\RAM1|ram~524_q ),
	.datab(!\RAM1|ram~396_q ),
	.datac(!\RAM1|ram~492_q ),
	.datad(!\RAM1|ram~364_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~650 .extended_lut = "off";
defparam \RAM1|ram~650 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM1|ram~650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N4
dffeas \RAM1|ram~332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~332 .is_wysiwyg = "true";
defparam \RAM1|ram~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \RAM1|ram~460 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~460 .is_wysiwyg = "true";
defparam \RAM1|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \RAM1|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~300 .is_wysiwyg = "true";
defparam \RAM1|ram~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \RAM1|ram~428 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~428 .is_wysiwyg = "true";
defparam \RAM1|ram~428 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \RAM1|ram~648 (
// Equation(s):
// \RAM1|ram~648_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~460_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~21_combout  & ( \RAM1|ram~428_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~21_combout  & ( 
// \RAM1|ram~332_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~21_combout  & ( \RAM1|ram~300_q  ) ) )

	.dataa(!\RAM1|ram~332_q ),
	.datab(!\RAM1|ram~460_q ),
	.datac(!\RAM1|ram~300_q ),
	.datad(!\RAM1|ram~428_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~648 .extended_lut = "off";
defparam \RAM1|ram~648 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM1|ram~648 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \RAM1|ram~651 (
// Equation(s):
// \RAM1|ram~651_combout  = ( \RAM1|ram~650_combout  & ( \RAM1|ram~648_combout  & ( ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~647_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~649_combout ))) # (\ROM1|memROM~18_combout ) ) ) ) # ( 
// !\RAM1|ram~650_combout  & ( \RAM1|ram~648_combout  & ( (!\ROM1|memROM~18_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~647_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~649_combout )))) # (\ROM1|memROM~18_combout  & 
// (((!\ROM1|memROM~23_combout )))) ) ) ) # ( \RAM1|ram~650_combout  & ( !\RAM1|ram~648_combout  & ( (!\ROM1|memROM~18_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~647_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~649_combout )))) # 
// (\ROM1|memROM~18_combout  & (((\ROM1|memROM~23_combout )))) ) ) ) # ( !\RAM1|ram~650_combout  & ( !\RAM1|ram~648_combout  & ( (!\ROM1|memROM~18_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~647_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~649_combout )))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\RAM1|ram~649_combout ),
	.datac(!\RAM1|ram~647_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~650_combout ),
	.dataf(!\RAM1|ram~648_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~651 .extended_lut = "off";
defparam \RAM1|ram~651 .lut_mask = 64'h0A220A775F225F77;
defparam \RAM1|ram~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N22
dffeas \RAM1|ram~404 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~404 .is_wysiwyg = "true";
defparam \RAM1|ram~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \RAM1|ram~468 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~468 .is_wysiwyg = "true";
defparam \RAM1|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N59
dffeas \RAM1|ram~500 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~500 .is_wysiwyg = "true";
defparam \RAM1|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \RAM1|ram~436 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~436 .is_wysiwyg = "true";
defparam \RAM1|ram~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \RAM1|ram~638 (
// Equation(s):
// \RAM1|ram~638_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~500_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~468_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~23_combout  & ( 
// \RAM1|ram~436_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~404_q  ) ) )

	.dataa(!\RAM1|ram~404_q ),
	.datab(!\RAM1|ram~468_q ),
	.datac(!\RAM1|ram~500_q ),
	.datad(!\RAM1|ram~436_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~638 .extended_lut = "off";
defparam \RAM1|ram~638 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM1|ram~638 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \RAM1|ram~484feeder (
// Equation(s):
// \RAM1|ram~484feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~484feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~484feeder .extended_lut = "off";
defparam \RAM1|ram~484feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~484feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N53
dffeas \RAM1|ram~484 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~484feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~484 .is_wysiwyg = "true";
defparam \RAM1|ram~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N41
dffeas \RAM1|ram~516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~516 .is_wysiwyg = "true";
defparam \RAM1|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N38
dffeas \RAM1|ram~452 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~452 .is_wysiwyg = "true";
defparam \RAM1|ram~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N59
dffeas \RAM1|ram~420 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~420 .is_wysiwyg = "true";
defparam \RAM1|ram~420 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \RAM1|ram~640 (
// Equation(s):
// \RAM1|ram~640_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~516_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~452_q  ) ) ) # ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~484_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~420_q  ) ) )

	.dataa(!\RAM1|ram~484_q ),
	.datab(!\RAM1|ram~516_q ),
	.datac(!\RAM1|ram~452_q ),
	.datad(!\RAM1|ram~420_q ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~640 .extended_lut = "off";
defparam \RAM1|ram~640 .lut_mask = 64'h00FF55550F0F3333;
defparam \RAM1|ram~640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N57
cyclonev_lcell_comb \RAM1|ram~324feeder (
// Equation(s):
// \RAM1|ram~324feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~324feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~324feeder .extended_lut = "off";
defparam \RAM1|ram~324feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~324feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N58
dffeas \RAM1|ram~324 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~324 .is_wysiwyg = "true";
defparam \RAM1|ram~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N53
dffeas \RAM1|ram~388 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~388 .is_wysiwyg = "true";
defparam \RAM1|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N37
dffeas \RAM1|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~292 .is_wysiwyg = "true";
defparam \RAM1|ram~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N10
dffeas \RAM1|ram~356 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~356 .is_wysiwyg = "true";
defparam \RAM1|ram~356 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N18
cyclonev_lcell_comb \RAM1|ram~639 (
// Equation(s):
// \RAM1|ram~639_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~388_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~324_q  ) ) ) # ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~356_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~292_q  ) ) )

	.dataa(!\RAM1|ram~324_q ),
	.datab(!\RAM1|ram~388_q ),
	.datac(!\RAM1|ram~292_q ),
	.datad(!\RAM1|ram~356_q ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~639 .extended_lut = "off";
defparam \RAM1|ram~639 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM1|ram~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N26
dffeas \RAM1|ram~372 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~372 .is_wysiwyg = "true";
defparam \RAM1|ram~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N22
dffeas \RAM1|ram~308 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~308 .is_wysiwyg = "true";
defparam \RAM1|ram~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \RAM1|ram~340feeder (
// Equation(s):
// \RAM1|ram~340feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~340feeder .extended_lut = "off";
defparam \RAM1|ram~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \RAM1|ram~340 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~340 .is_wysiwyg = "true";
defparam \RAM1|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \RAM1|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~276 .is_wysiwyg = "true";
defparam \RAM1|ram~276 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \RAM1|ram~637 (
// Equation(s):
// \RAM1|ram~637_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~372_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~308_q  ) ) ) # ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~340_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~276_q  ) ) )

	.dataa(!\RAM1|ram~372_q ),
	.datab(!\RAM1|ram~308_q ),
	.datac(!\RAM1|ram~340_q ),
	.datad(!\RAM1|ram~276_q ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~637 .extended_lut = "off";
defparam \RAM1|ram~637 .lut_mask = 64'h00FF0F0F33335555;
defparam \RAM1|ram~637 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \RAM1|ram~641 (
// Equation(s):
// \RAM1|ram~641_combout  = ( \RAM1|ram~639_combout  & ( \RAM1|ram~637_combout  & ( (!\ROM1|memROM~21_combout ) # ((!\ROM1|memROM~18_combout  & (\RAM1|ram~638_combout )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~640_combout )))) ) ) ) # ( 
// !\RAM1|ram~639_combout  & ( \RAM1|ram~637_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~18_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~18_combout  & (\RAM1|ram~638_combout )) # (\ROM1|memROM~18_combout  & 
// ((\RAM1|ram~640_combout ))))) ) ) ) # ( \RAM1|ram~639_combout  & ( !\RAM1|ram~637_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~18_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~18_combout  & (\RAM1|ram~638_combout )) # 
// (\ROM1|memROM~18_combout  & ((\RAM1|ram~640_combout ))))) ) ) ) # ( !\RAM1|ram~639_combout  & ( !\RAM1|ram~637_combout  & ( (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~18_combout  & (\RAM1|ram~638_combout )) # (\ROM1|memROM~18_combout  & 
// ((\RAM1|ram~640_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\RAM1|ram~638_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\RAM1|ram~640_combout ),
	.datae(!\RAM1|ram~639_combout ),
	.dataf(!\RAM1|ram~637_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~641 .extended_lut = "off";
defparam \RAM1|ram~641 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \RAM1|ram~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N29
dffeas \RAM1|ram~252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~252 .is_wysiwyg = "true";
defparam \RAM1|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N22
dffeas \RAM1|ram~236 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~236 .is_wysiwyg = "true";
defparam \RAM1|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N8
dffeas \RAM1|ram~268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~268 .is_wysiwyg = "true";
defparam \RAM1|ram~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \RAM1|ram~220 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~220 .is_wysiwyg = "true";
defparam \RAM1|ram~220 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \RAM1|ram~645 (
// Equation(s):
// \RAM1|ram~645_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~268_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~236_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~252_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~220_q  ) ) )

	.dataa(!\RAM1|ram~252_q ),
	.datab(!\RAM1|ram~236_q ),
	.datac(!\RAM1|ram~268_q ),
	.datad(!\RAM1|ram~220_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~645 .extended_lut = "off";
defparam \RAM1|ram~645 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM1|ram~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N50
dffeas \RAM1|ram~204 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~204 .is_wysiwyg = "true";
defparam \RAM1|ram~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \RAM1|ram~188 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~188 .is_wysiwyg = "true";
defparam \RAM1|ram~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \RAM1|ram~172 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~172 .is_wysiwyg = "true";
defparam \RAM1|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \RAM1|ram~156 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~156 .is_wysiwyg = "true";
defparam \RAM1|ram~156 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \RAM1|ram~643 (
// Equation(s):
// \RAM1|ram~643_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~204_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~172_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~188_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~156_q  ) ) )

	.dataa(!\RAM1|ram~204_q ),
	.datab(!\RAM1|ram~188_q ),
	.datac(!\RAM1|ram~172_q ),
	.datad(!\RAM1|ram~156_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~643 .extended_lut = "off";
defparam \RAM1|ram~643 .lut_mask = 64'h00FF33330F0F5555;
defparam \RAM1|ram~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \RAM1|ram~124 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~124 .is_wysiwyg = "true";
defparam \RAM1|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N8
dffeas \RAM1|ram~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~108 .is_wysiwyg = "true";
defparam \RAM1|ram~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \RAM1|ram~92feeder (
// Equation(s):
// \RAM1|ram~92feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~92feeder .extended_lut = "off";
defparam \RAM1|ram~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N4
dffeas \RAM1|ram~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~92 .is_wysiwyg = "true";
defparam \RAM1|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N53
dffeas \RAM1|ram~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~140 .is_wysiwyg = "true";
defparam \RAM1|ram~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \RAM1|ram~644 (
// Equation(s):
// \RAM1|ram~644_combout  = ( \RAM1|ram~140_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout ) # (\RAM1|ram~108_q ) ) ) ) # ( !\RAM1|ram~140_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~108_q  & !\ROM1|memROM~2_combout ) ) ) ) # ( 
// \RAM1|ram~140_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~92_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~124_q )) ) ) ) # ( !\RAM1|ram~140_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~92_q 
// ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~124_q )) ) ) )

	.dataa(!\RAM1|ram~124_q ),
	.datab(!\RAM1|ram~108_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~92_q ),
	.datae(!\RAM1|ram~140_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~644 .extended_lut = "off";
defparam \RAM1|ram~644 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~644 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N40
dffeas \RAM1|ram~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~76 .is_wysiwyg = "true";
defparam \RAM1|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N30
cyclonev_lcell_comb \RAM1|ram~44feeder (
// Equation(s):
// \RAM1|ram~44feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~44feeder .extended_lut = "off";
defparam \RAM1|ram~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \RAM1|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~44 .is_wysiwyg = "true";
defparam \RAM1|ram~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \RAM1|ram~28feeder (
// Equation(s):
// \RAM1|ram~28feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~28feeder .extended_lut = "off";
defparam \RAM1|ram~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N22
dffeas \RAM1|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~28 .is_wysiwyg = "true";
defparam \RAM1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N47
dffeas \RAM1|ram~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~60 .is_wysiwyg = "true";
defparam \RAM1|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N36
cyclonev_lcell_comb \RAM1|ram~642 (
// Equation(s):
// \RAM1|ram~642_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~76_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~44_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~60_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~28_q  ) ) )

	.dataa(!\RAM1|ram~76_q ),
	.datab(!\RAM1|ram~44_q ),
	.datac(!\RAM1|ram~28_q ),
	.datad(!\RAM1|ram~60_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~642 .extended_lut = "off";
defparam \RAM1|ram~642 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM1|ram~642 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \RAM1|ram~646 (
// Equation(s):
// \RAM1|ram~646_combout  = ( \RAM1|ram~644_combout  & ( \RAM1|ram~642_combout  & ( (!\ROM1|memROM~21_combout ) # ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~643_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~645_combout ))) ) ) ) # ( 
// !\RAM1|ram~644_combout  & ( \RAM1|ram~642_combout  & ( (!\ROM1|memROM~21_combout  & (((!\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~643_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~645_combout )))) ) ) ) # ( \RAM1|ram~644_combout  & ( !\RAM1|ram~642_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~23_combout )))) # (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~643_combout ))) # 
// (\ROM1|memROM~23_combout  & (\RAM1|ram~645_combout )))) ) ) ) # ( !\RAM1|ram~644_combout  & ( !\RAM1|ram~642_combout  & ( (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~643_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~645_combout )))) ) ) )

	.dataa(!\RAM1|ram~645_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~643_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~644_combout ),
	.dataf(!\RAM1|ram~642_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~646 .extended_lut = "off";
defparam \RAM1|ram~646 .lut_mask = 64'h031103DDCF11CFDD;
defparam \RAM1|ram~646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \RAM1|ram~196 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~196 .is_wysiwyg = "true";
defparam \RAM1|ram~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \RAM1|ram~148feeder (
// Equation(s):
// \RAM1|ram~148feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~148feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~148feeder .extended_lut = "off";
defparam \RAM1|ram~148feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~148feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N32
dffeas \RAM1|ram~148 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~148 .is_wysiwyg = "true";
defparam \RAM1|ram~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N33
cyclonev_lcell_comb \RAM1|ram~164feeder (
// Equation(s):
// \RAM1|ram~164feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~164feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~164feeder .extended_lut = "off";
defparam \RAM1|ram~164feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~164feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N34
dffeas \RAM1|ram~164 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~164 .is_wysiwyg = "true";
defparam \RAM1|ram~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N44
dffeas \RAM1|ram~180 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~180 .is_wysiwyg = "true";
defparam \RAM1|ram~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \RAM1|ram~633 (
// Equation(s):
// \RAM1|ram~633_combout  = ( \ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~196_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~164_q  ) ) ) # ( \ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( 
// \RAM1|ram~180_q  ) ) ) # ( !\ROM1|memROM~2_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~148_q  ) ) )

	.dataa(!\RAM1|ram~196_q ),
	.datab(!\RAM1|ram~148_q ),
	.datac(!\RAM1|ram~164_q ),
	.datad(!\RAM1|ram~180_q ),
	.datae(!\ROM1|memROM~2_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~633 .extended_lut = "off";
defparam \RAM1|ram~633 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM1|ram~633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N57
cyclonev_lcell_comb \RAM1|ram~116feeder (
// Equation(s):
// \RAM1|ram~116feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~116feeder .extended_lut = "off";
defparam \RAM1|ram~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \RAM1|ram~116 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~116 .is_wysiwyg = "true";
defparam \RAM1|ram~116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \RAM1|ram~84feeder (
// Equation(s):
// \RAM1|ram~84feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~84feeder .extended_lut = "off";
defparam \RAM1|ram~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N17
dffeas \RAM1|ram~84 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~84 .is_wysiwyg = "true";
defparam \RAM1|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N28
dffeas \RAM1|ram~132 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~132 .is_wysiwyg = "true";
defparam \RAM1|ram~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N20
dffeas \RAM1|ram~100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~100 .is_wysiwyg = "true";
defparam \RAM1|ram~100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \RAM1|ram~634 (
// Equation(s):
// \RAM1|ram~634_combout  = ( \RAM1|ram~100_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout ) # (\RAM1|ram~132_q ) ) ) ) # ( !\RAM1|ram~100_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout  & \RAM1|ram~132_q ) ) ) ) # ( 
// \RAM1|ram~100_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~84_q ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~116_q )) ) ) ) # ( !\RAM1|ram~100_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & ((\RAM1|ram~84_q 
// ))) # (\ROM1|memROM~2_combout  & (\RAM1|ram~116_q )) ) ) )

	.dataa(!\RAM1|ram~116_q ),
	.datab(!\RAM1|ram~84_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~132_q ),
	.datae(!\RAM1|ram~100_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~634 .extended_lut = "off";
defparam \RAM1|ram~634 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM1|ram~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N16
dffeas \RAM1|ram~212 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~212 .is_wysiwyg = "true";
defparam \RAM1|ram~212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N9
cyclonev_lcell_comb \RAM1|ram~228feeder (
// Equation(s):
// \RAM1|ram~228feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~228feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~228feeder .extended_lut = "off";
defparam \RAM1|ram~228feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~228feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \RAM1|ram~228 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~228 .is_wysiwyg = "true";
defparam \RAM1|ram~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N47
dffeas \RAM1|ram~244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~244 .is_wysiwyg = "true";
defparam \RAM1|ram~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \RAM1|ram~260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~260 .is_wysiwyg = "true";
defparam \RAM1|ram~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \RAM1|ram~635 (
// Equation(s):
// \RAM1|ram~635_combout  = ( \RAM1|ram~260_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~2_combout ) # (\RAM1|ram~228_q ) ) ) ) # ( !\RAM1|ram~260_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~228_q  & !\ROM1|memROM~2_combout ) ) ) ) # ( 
// \RAM1|ram~260_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM1|ram~212_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~244_q ))) ) ) ) # ( !\RAM1|ram~260_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & 
// (\RAM1|ram~212_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~244_q ))) ) ) )

	.dataa(!\RAM1|ram~212_q ),
	.datab(!\RAM1|ram~228_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~244_q ),
	.datae(!\RAM1|ram~260_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~635 .extended_lut = "off";
defparam \RAM1|ram~635 .lut_mask = 64'h505F505F30303F3F;
defparam \RAM1|ram~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N43
dffeas \RAM1|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~20 .is_wysiwyg = "true";
defparam \RAM1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \RAM1|ram~52feeder (
// Equation(s):
// \RAM1|ram~52feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~52feeder .extended_lut = "off";
defparam \RAM1|ram~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N43
dffeas \RAM1|ram~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~52 .is_wysiwyg = "true";
defparam \RAM1|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \RAM1|ram~36feeder (
// Equation(s):
// \RAM1|ram~36feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~36feeder .extended_lut = "off";
defparam \RAM1|ram~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N44
dffeas \RAM1|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~36 .is_wysiwyg = "true";
defparam \RAM1|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N26
dffeas \RAM1|ram~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~68 .is_wysiwyg = "true";
defparam \RAM1|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \RAM1|ram~632 (
// Equation(s):
// \RAM1|ram~632_combout  = ( \RAM1|ram~68_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~36_q ) # (\ROM1|memROM~2_combout ) ) ) ) # ( !\RAM1|ram~68_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & \RAM1|ram~36_q ) ) ) ) # ( \RAM1|ram~68_q  & 
// ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM1|ram~20_q )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~52_q ))) ) ) ) # ( !\RAM1|ram~68_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~2_combout  & (\RAM1|ram~20_q )) # 
// (\ROM1|memROM~2_combout  & ((\RAM1|ram~52_q ))) ) ) )

	.dataa(!\RAM1|ram~20_q ),
	.datab(!\RAM1|ram~52_q ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\RAM1|ram~36_q ),
	.datae(!\RAM1|ram~68_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~632 .extended_lut = "off";
defparam \RAM1|ram~632 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~632 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \RAM1|ram~636 (
// Equation(s):
// \RAM1|ram~636_combout  = ( \RAM1|ram~635_combout  & ( \RAM1|ram~632_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~634_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~633_combout )) # (\ROM1|memROM~23_combout 
// ))) ) ) ) # ( !\RAM1|ram~635_combout  & ( \RAM1|ram~632_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~634_combout )))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~633_combout ))) ) ) ) # ( 
// \RAM1|ram~635_combout  & ( !\RAM1|ram~632_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~634_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~633_combout )) # (\ROM1|memROM~23_combout ))) ) ) ) # ( 
// !\RAM1|ram~635_combout  & ( !\RAM1|ram~632_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~634_combout )))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~23_combout  & (\RAM1|ram~633_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~633_combout ),
	.datad(!\RAM1|ram~634_combout ),
	.datae(!\RAM1|ram~635_combout ),
	.dataf(!\RAM1|ram~632_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~636 .extended_lut = "off";
defparam \RAM1|ram~636 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM1|ram~636 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \RAM1|ram~652 (
// Equation(s):
// \RAM1|ram~652_combout  = ( \RAM1|ram~646_combout  & ( \RAM1|ram~636_combout  & ( (!\ROM1|memROM~12_combout ) # ((!\ROM1|memROM~14_combout  & ((\RAM1|ram~641_combout ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~651_combout ))) ) ) ) # ( 
// !\RAM1|ram~646_combout  & ( \RAM1|ram~636_combout  & ( (!\ROM1|memROM~12_combout  & (!\ROM1|memROM~14_combout )) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout  & ((\RAM1|ram~641_combout ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~651_combout 
// )))) ) ) ) # ( \RAM1|ram~646_combout  & ( !\RAM1|ram~636_combout  & ( (!\ROM1|memROM~12_combout  & (\ROM1|memROM~14_combout )) # (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout  & ((\RAM1|ram~641_combout ))) # (\ROM1|memROM~14_combout  & 
// (\RAM1|ram~651_combout )))) ) ) ) # ( !\RAM1|ram~646_combout  & ( !\RAM1|ram~636_combout  & ( (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~14_combout  & ((\RAM1|ram~641_combout ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~651_combout )))) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\RAM1|ram~651_combout ),
	.datad(!\RAM1|ram~641_combout ),
	.datae(!\RAM1|ram~646_combout ),
	.dataf(!\RAM1|ram~636_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~652 .extended_lut = "off";
defparam \RAM1|ram~652 .lut_mask = 64'h0145236789CDABEF;
defparam \RAM1|ram~652 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \dadoLido_DadoIN[5]~6 (
// Equation(s):
// \dadoLido_DadoIN[5]~6_combout  = ( \RAM1|dado_out~0_combout  & ( \RAM1|ram~652_combout  ) ) # ( !\RAM1|dado_out~0_combout  & ( \RAM1|ram~652_combout  & ( (\SW[5]~input_o  & \comb~11_combout ) ) ) ) # ( \RAM1|dado_out~0_combout  & ( !\RAM1|ram~652_combout  
// & ( (\SW[5]~input_o  & \comb~11_combout ) ) ) ) # ( !\RAM1|dado_out~0_combout  & ( !\RAM1|ram~652_combout  & ( (\SW[5]~input_o  & \comb~11_combout ) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\comb~11_combout ),
	.datad(gnd),
	.datae(!\RAM1|dado_out~0_combout ),
	.dataf(!\RAM1|ram~652_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[5]~6 .extended_lut = "off";
defparam \dadoLido_DadoIN[5]~6 .lut_mask = 64'h050505050505FFFF;
defparam \dadoLido_DadoIN[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \ROM1|memROM~33 (
// Equation(s):
// \ROM1|memROM~33_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & \ROM1|memROM~1_combout ))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( 
// \CPU|PC|DOUT[0]~DUPLICATE_q  & ( (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & \ROM1|memROM~1_combout ))) ) ) ) # ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT[5]~DUPLICATE_q  & 
// (\ROM1|memROM~1_combout  & (!\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [3])))) ) ) ) # ( !\CPU|PC|DOUT[1]~DUPLICATE_q  & ( !\CPU|PC|DOUT[0]~DUPLICATE_q  & ( (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[5]~DUPLICATE_q  & (!\CPU|PC|DOUT [3] & \ROM1|memROM~1_combout ))) ) ) )

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[5]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\CPU|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~33 .extended_lut = "off";
defparam \ROM1|memROM~33 .lut_mask = 64'h0020004800100040;
defparam \ROM1|memROM~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \CPU|ULA1|Add1~21 (
// Equation(s):
// \CPU|ULA1|Add1~21_sumout  = SUM(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~33_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[5]~6_combout )))) ) + ( \CPU|REGA|DOUT [5] ) + 
// ( \CPU|ULA1|Add1~18  ))
// \CPU|ULA1|Add1~22  = CARRY(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~33_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[5]~6_combout )))) ) + ( \CPU|REGA|DOUT [5] ) + ( 
// \CPU|ULA1|Add1~18  ))

	.dataa(!\CPU|Decodificador|saida[6]~4_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\dadoLido_DadoIN[5]~6_combout ),
	.datad(!\ROM1|memROM~33_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~21_sumout ),
	.cout(\CPU|ULA1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~21 .extended_lut = "off";
defparam \CPU|ULA1|Add1~21 .lut_mask = 64'h0000FF000000FA72;
defparam \CPU|ULA1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \CPU|HAB_FLAG|DOUT~1 (
// Equation(s):
// \CPU|HAB_FLAG|DOUT~1_combout  = ( !\ROM1|memROM~19_combout  & ( (!\ROM1|memROM~4_combout  & (\ROM1|memROM~20_combout  & !\CPU|Logica_Desvio|Sel_MUX_PC~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|HAB_FLAG|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|HAB_FLAG|DOUT~1 .extended_lut = "off";
defparam \CPU|HAB_FLAG|DOUT~1 .lut_mask = 64'h0C000C0000000000;
defparam \CPU|HAB_FLAG|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \CPU|HAB_FLAG|DOUT~2 (
// Equation(s):
// \CPU|HAB_FLAG|DOUT~2_combout  = ( \CPU|ULA1|Add1~9_sumout  & ( \CPU|ULA1|Add1~13_sumout  & ( (\CPU|HAB_FLAG|DOUT~q  & !\CPU|HAB_FLAG|DOUT~1_combout ) ) ) ) # ( !\CPU|ULA1|Add1~9_sumout  & ( \CPU|ULA1|Add1~13_sumout  & ( (\CPU|HAB_FLAG|DOUT~q  & 
// !\CPU|HAB_FLAG|DOUT~1_combout ) ) ) ) # ( \CPU|ULA1|Add1~9_sumout  & ( !\CPU|ULA1|Add1~13_sumout  & ( (\CPU|HAB_FLAG|DOUT~q  & !\CPU|HAB_FLAG|DOUT~1_combout ) ) ) ) # ( !\CPU|ULA1|Add1~9_sumout  & ( !\CPU|ULA1|Add1~13_sumout  & ( 
// (!\CPU|HAB_FLAG|DOUT~1_combout  & (\CPU|HAB_FLAG|DOUT~q )) # (\CPU|HAB_FLAG|DOUT~1_combout  & (((!\CPU|ULA1|Add1~5_sumout  & !\CPU|ULA1|Add1~1_sumout )))) ) ) )

	.dataa(!\CPU|HAB_FLAG|DOUT~q ),
	.datab(!\CPU|HAB_FLAG|DOUT~1_combout ),
	.datac(!\CPU|ULA1|Add1~5_sumout ),
	.datad(!\CPU|ULA1|Add1~1_sumout ),
	.datae(!\CPU|ULA1|Add1~9_sumout ),
	.dataf(!\CPU|ULA1|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|HAB_FLAG|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|HAB_FLAG|DOUT~2 .extended_lut = "off";
defparam \CPU|HAB_FLAG|DOUT~2 .lut_mask = 64'h7444444444444444;
defparam \CPU|HAB_FLAG|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \dadoLido_DadoIN[7]~9 (
// Equation(s):
// \dadoLido_DadoIN[7]~9_combout  = (\SW[7]~input_o  & \comb~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\comb~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[7]~9 .extended_lut = "off";
defparam \dadoLido_DadoIN[7]~9 .lut_mask = 64'h000F000F000F000F;
defparam \dadoLido_DadoIN[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \dadoLido_DadoIN[7]~8 (
// Equation(s):
// \dadoLido_DadoIN[7]~8_combout  = ( \comb~11_combout  & ( \RAM1|ram~694_combout  & ( (\RAM1|dado_out~0_combout ) # (\SW[7]~input_o ) ) ) ) # ( !\comb~11_combout  & ( \RAM1|ram~694_combout  & ( \RAM1|dado_out~0_combout  ) ) ) # ( \comb~11_combout  & ( 
// !\RAM1|ram~694_combout  & ( \SW[7]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\RAM1|dado_out~0_combout ),
	.datad(gnd),
	.datae(!\comb~11_combout ),
	.dataf(!\RAM1|ram~694_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[7]~8 .extended_lut = "off";
defparam \dadoLido_DadoIN[7]~8 .lut_mask = 64'h000033330F0F3F3F;
defparam \dadoLido_DadoIN[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \RAM1|ram~493 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~493 .is_wysiwyg = "true";
defparam \RAM1|ram~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N34
dffeas \RAM1|ram~413 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~413 .is_wysiwyg = "true";
defparam \RAM1|ram~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N22
dffeas \RAM1|ram~429 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~429 .is_wysiwyg = "true";
defparam \RAM1|ram~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N34
dffeas \RAM1|ram~477 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~477 .is_wysiwyg = "true";
defparam \RAM1|ram~477 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \RAM1|ram~661 (
// Equation(s):
// \RAM1|ram~661_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~493_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~477_q  ) ) ) # ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~429_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~413_q  ) ) )

	.dataa(!\RAM1|ram~493_q ),
	.datab(!\RAM1|ram~413_q ),
	.datac(!\RAM1|ram~429_q ),
	.datad(!\RAM1|ram~477_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~661 .extended_lut = "off";
defparam \RAM1|ram~661 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM1|ram~661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N4
dffeas \RAM1|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~277 .is_wysiwyg = "true";
defparam \RAM1|ram~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N17
dffeas \RAM1|ram~341 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~341 .is_wysiwyg = "true";
defparam \RAM1|ram~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \RAM1|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~293 .is_wysiwyg = "true";
defparam \RAM1|ram~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N41
dffeas \RAM1|ram~357 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~357 .is_wysiwyg = "true";
defparam \RAM1|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \RAM1|ram~658 (
// Equation(s):
// \RAM1|ram~658_combout  = ( \RAM1|ram~357_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~293_q ) # (\ROM1|memROM~23_combout ) ) ) ) # ( !\RAM1|ram~357_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & \RAM1|ram~293_q ) ) ) ) # ( 
// \RAM1|ram~357_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & (\RAM1|ram~277_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~341_q ))) ) ) ) # ( !\RAM1|ram~357_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & 
// (\RAM1|ram~277_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~341_q ))) ) ) )

	.dataa(!\RAM1|ram~277_q ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~341_q ),
	.datad(!\RAM1|ram~293_q ),
	.datae(!\RAM1|ram~357_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~658 .extended_lut = "off";
defparam \RAM1|ram~658 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM1|ram~658 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \RAM1|ram~485 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~485 .is_wysiwyg = "true";
defparam \RAM1|ram~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \RAM1|ram~469 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~469 .is_wysiwyg = "true";
defparam \RAM1|ram~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N1
dffeas \RAM1|ram~405 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~405 .is_wysiwyg = "true";
defparam \RAM1|ram~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N19
dffeas \RAM1|ram~421 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~421 .is_wysiwyg = "true";
defparam \RAM1|ram~421 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \RAM1|ram~660 (
// Equation(s):
// \RAM1|ram~660_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~485_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~469_q  ) ) ) # ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~421_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~405_q  ) ) )

	.dataa(!\RAM1|ram~485_q ),
	.datab(!\RAM1|ram~469_q ),
	.datac(!\RAM1|ram~405_q ),
	.datad(!\RAM1|ram~421_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~660 .extended_lut = "off";
defparam \RAM1|ram~660 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM1|ram~660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \RAM1|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~285 .is_wysiwyg = "true";
defparam \RAM1|ram~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \RAM1|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~301 .is_wysiwyg = "true";
defparam \RAM1|ram~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N55
dffeas \RAM1|ram~365 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~365 .is_wysiwyg = "true";
defparam \RAM1|ram~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N28
dffeas \RAM1|ram~349 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~349 .is_wysiwyg = "true";
defparam \RAM1|ram~349 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N57
cyclonev_lcell_comb \RAM1|ram~659 (
// Equation(s):
// \RAM1|ram~659_combout  = ( \ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~365_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( \ROM1|memROM~23_combout  & ( \RAM1|ram~349_q  ) ) ) # ( \ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & 
// ( \RAM1|ram~301_q  ) ) ) # ( !\ROM1|memROM~18_combout  & ( !\ROM1|memROM~23_combout  & ( \RAM1|ram~285_q  ) ) )

	.dataa(!\RAM1|ram~285_q ),
	.datab(!\RAM1|ram~301_q ),
	.datac(!\RAM1|ram~365_q ),
	.datad(!\RAM1|ram~349_q ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~659 .extended_lut = "off";
defparam \RAM1|ram~659 .lut_mask = 64'h5555333300FF0F0F;
defparam \RAM1|ram~659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \RAM1|ram~662 (
// Equation(s):
// \RAM1|ram~662_combout  = ( \RAM1|ram~660_combout  & ( \RAM1|ram~659_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~14_combout ) # (\RAM1|ram~658_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~14_combout )) # (\RAM1|ram~661_combout 
// ))) ) ) ) # ( !\RAM1|ram~660_combout  & ( \RAM1|ram~659_combout  & ( (!\ROM1|memROM~21_combout  & (((\ROM1|memROM~14_combout ) # (\RAM1|ram~658_combout )))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~661_combout  & ((\ROM1|memROM~14_combout )))) ) ) ) # ( 
// \RAM1|ram~660_combout  & ( !\RAM1|ram~659_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~658_combout  & !\ROM1|memROM~14_combout )))) # (\ROM1|memROM~21_combout  & (((!\ROM1|memROM~14_combout )) # (\RAM1|ram~661_combout ))) ) ) ) # ( 
// !\RAM1|ram~660_combout  & ( !\RAM1|ram~659_combout  & ( (!\ROM1|memROM~21_combout  & (((\RAM1|ram~658_combout  & !\ROM1|memROM~14_combout )))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~661_combout  & ((\ROM1|memROM~14_combout )))) ) ) )

	.dataa(!\RAM1|ram~661_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~658_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~660_combout ),
	.dataf(!\RAM1|ram~659_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~662 .extended_lut = "off";
defparam \RAM1|ram~662 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \RAM1|ram~662 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \RAM1|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~509 .is_wysiwyg = "true";
defparam \RAM1|ram~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \RAM1|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~525 .is_wysiwyg = "true";
defparam \RAM1|ram~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N22
dffeas \RAM1|ram~381 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~381 .is_wysiwyg = "true";
defparam \RAM1|ram~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \RAM1|ram~397 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~397 .is_wysiwyg = "true";
defparam \RAM1|ram~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \RAM1|ram~671 (
// Equation(s):
// \RAM1|ram~671_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~525_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~397_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~509_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~381_q  ) ) )

	.dataa(!\RAM1|ram~509_q ),
	.datab(!\RAM1|ram~525_q ),
	.datac(!\RAM1|ram~381_q ),
	.datad(!\RAM1|ram~397_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~671 .extended_lut = "off";
defparam \RAM1|ram~671 .lut_mask = 64'h0F0F555500FF3333;
defparam \RAM1|ram~671 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \RAM1|ram~501 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~501 .is_wysiwyg = "true";
defparam \RAM1|ram~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \RAM1|ram~373 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~373 .is_wysiwyg = "true";
defparam \RAM1|ram~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N26
dffeas \RAM1|ram~517 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~517 .is_wysiwyg = "true";
defparam \RAM1|ram~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N34
dffeas \RAM1|ram~389 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~389 .is_wysiwyg = "true";
defparam \RAM1|ram~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N27
cyclonev_lcell_comb \RAM1|ram~670 (
// Equation(s):
// \RAM1|ram~670_combout  = ( \RAM1|ram~389_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~517_q ) ) ) ) # ( !\RAM1|ram~389_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~21_combout  & \RAM1|ram~517_q ) ) ) ) # ( 
// \RAM1|ram~389_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~373_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~501_q )) ) ) ) # ( !\RAM1|ram~389_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~373_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~501_q )) ) ) )

	.dataa(!\RAM1|ram~501_q ),
	.datab(!\RAM1|ram~373_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~517_q ),
	.datae(!\RAM1|ram~389_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~670 .extended_lut = "off";
defparam \RAM1|ram~670 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM1|ram~670 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N40
dffeas \RAM1|ram~437 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~437 .is_wysiwyg = "true";
defparam \RAM1|ram~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N19
dffeas \RAM1|ram~325 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~325 .is_wysiwyg = "true";
defparam \RAM1|ram~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N40
dffeas \RAM1|ram~453 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~453 .is_wysiwyg = "true";
defparam \RAM1|ram~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N34
dffeas \RAM1|ram~309 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~309 .is_wysiwyg = "true";
defparam \RAM1|ram~309 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \RAM1|ram~668 (
// Equation(s):
// \RAM1|ram~668_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~453_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~325_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~437_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~309_q  ) ) )

	.dataa(!\RAM1|ram~437_q ),
	.datab(!\RAM1|ram~325_q ),
	.datac(!\RAM1|ram~453_q ),
	.datad(!\RAM1|ram~309_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~668 .extended_lut = "off";
defparam \RAM1|ram~668 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM1|ram~668 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N40
dffeas \RAM1|ram~333 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~333 .is_wysiwyg = "true";
defparam \RAM1|ram~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \RAM1|ram~445feeder (
// Equation(s):
// \RAM1|ram~445feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~445feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~445feeder .extended_lut = "off";
defparam \RAM1|ram~445feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~445feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N46
dffeas \RAM1|ram~445 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~445 .is_wysiwyg = "true";
defparam \RAM1|ram~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \RAM1|ram~317feeder (
// Equation(s):
// \RAM1|ram~317feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~317feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~317feeder .extended_lut = "off";
defparam \RAM1|ram~317feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~317feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N40
dffeas \RAM1|ram~317 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~317 .is_wysiwyg = "true";
defparam \RAM1|ram~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \RAM1|ram~461 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~461 .is_wysiwyg = "true";
defparam \RAM1|ram~461 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \RAM1|ram~669 (
// Equation(s):
// \RAM1|ram~669_combout  = ( \RAM1|ram~461_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~333_q ) ) ) ) # ( !\RAM1|ram~461_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~333_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~461_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~317_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~445_q )) ) ) ) # ( !\RAM1|ram~461_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~317_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~445_q )) ) ) )

	.dataa(!\RAM1|ram~333_q ),
	.datab(!\RAM1|ram~445_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~317_q ),
	.datae(!\RAM1|ram~461_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~669 .extended_lut = "off";
defparam \RAM1|ram~669 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~669 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \RAM1|ram~672 (
// Equation(s):
// \RAM1|ram~672_combout  = ( \RAM1|ram~668_combout  & ( \RAM1|ram~669_combout  & ( (!\ROM1|memROM~23_combout ) # ((!\ROM1|memROM~14_combout  & ((\RAM1|ram~670_combout ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~671_combout ))) ) ) ) # ( 
// !\RAM1|ram~668_combout  & ( \RAM1|ram~669_combout  & ( (!\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & ((\RAM1|ram~670_combout )))) # (\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~671_combout )))) ) ) ) # ( 
// \RAM1|ram~668_combout  & ( !\RAM1|ram~669_combout  & ( (!\ROM1|memROM~14_combout  & ((!\ROM1|memROM~23_combout ) # ((\RAM1|ram~670_combout )))) # (\ROM1|memROM~14_combout  & (\ROM1|memROM~23_combout  & (\RAM1|ram~671_combout ))) ) ) ) # ( 
// !\RAM1|ram~668_combout  & ( !\RAM1|ram~669_combout  & ( (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~14_combout  & ((\RAM1|ram~670_combout ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~671_combout )))) ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~671_combout ),
	.datad(!\RAM1|ram~670_combout ),
	.datae(!\RAM1|ram~668_combout ),
	.dataf(!\RAM1|ram~669_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~672 .extended_lut = "off";
defparam \RAM1|ram~672 .lut_mask = 64'h012389AB4567CDEF;
defparam \RAM1|ram~672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N49
dffeas \RAM1|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~29 .is_wysiwyg = "true";
defparam \RAM1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N46
dffeas \RAM1|ram~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~93 .is_wysiwyg = "true";
defparam \RAM1|ram~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N34
dffeas \RAM1|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~45 .is_wysiwyg = "true";
defparam \RAM1|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \RAM1|ram~109 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~109 .is_wysiwyg = "true";
defparam \RAM1|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N21
cyclonev_lcell_comb \RAM1|ram~654 (
// Equation(s):
// \RAM1|ram~654_combout  = ( \RAM1|ram~109_q  & ( \ROM1|memROM~23_combout  & ( (\ROM1|memROM~18_combout ) # (\RAM1|ram~93_q ) ) ) ) # ( !\RAM1|ram~109_q  & ( \ROM1|memROM~23_combout  & ( (\RAM1|ram~93_q  & !\ROM1|memROM~18_combout ) ) ) ) # ( 
// \RAM1|ram~109_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~18_combout  & (\RAM1|ram~29_q )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~45_q ))) ) ) ) # ( !\RAM1|ram~109_q  & ( !\ROM1|memROM~23_combout  & ( (!\ROM1|memROM~18_combout  & 
// (\RAM1|ram~29_q )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~45_q ))) ) ) )

	.dataa(!\RAM1|ram~29_q ),
	.datab(!\RAM1|ram~93_q ),
	.datac(!\RAM1|ram~45_q ),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\RAM1|ram~109_q ),
	.dataf(!\ROM1|memROM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~654 .extended_lut = "off";
defparam \RAM1|ram~654 .lut_mask = 64'h550F550F330033FF;
defparam \RAM1|ram~654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N41
dffeas \RAM1|ram~165 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~165 .is_wysiwyg = "true";
defparam \RAM1|ram~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N15
cyclonev_lcell_comb \RAM1|ram~149feeder (
// Equation(s):
// \RAM1|ram~149feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~149feeder .extended_lut = "off";
defparam \RAM1|ram~149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \RAM1|ram~149 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~149 .is_wysiwyg = "true";
defparam \RAM1|ram~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N40
dffeas \RAM1|ram~213 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~213 .is_wysiwyg = "true";
defparam \RAM1|ram~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \RAM1|ram~229 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~229 .is_wysiwyg = "true";
defparam \RAM1|ram~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N42
cyclonev_lcell_comb \RAM1|ram~655 (
// Equation(s):
// \RAM1|ram~655_combout  = ( \RAM1|ram~229_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~165_q ) ) ) ) # ( !\RAM1|ram~229_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~165_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~229_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & (\RAM1|ram~149_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~213_q ))) ) ) ) # ( !\RAM1|ram~229_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & 
// (\RAM1|ram~149_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~213_q ))) ) ) )

	.dataa(!\RAM1|ram~165_q ),
	.datab(!\RAM1|ram~149_q ),
	.datac(!\RAM1|ram~213_q ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~229_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~655 .extended_lut = "off";
defparam \RAM1|ram~655 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N3
cyclonev_lcell_comb \RAM1|ram~37feeder (
// Equation(s):
// \RAM1|ram~37feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~37feeder .extended_lut = "off";
defparam \RAM1|ram~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \RAM1|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~37 .is_wysiwyg = "true";
defparam \RAM1|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \RAM1|ram~85feeder (
// Equation(s):
// \RAM1|ram~85feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~85feeder .extended_lut = "off";
defparam \RAM1|ram~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N34
dffeas \RAM1|ram~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~85 .is_wysiwyg = "true";
defparam \RAM1|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \RAM1|ram~21feeder (
// Equation(s):
// \RAM1|ram~21feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~21feeder .extended_lut = "off";
defparam \RAM1|ram~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \RAM1|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~21 .is_wysiwyg = "true";
defparam \RAM1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \RAM1|ram~101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~101 .is_wysiwyg = "true";
defparam \RAM1|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \RAM1|ram~653 (
// Equation(s):
// \RAM1|ram~653_combout  = ( \RAM1|ram~101_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~37_q ) ) ) ) # ( !\RAM1|ram~101_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~37_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~101_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & ((\RAM1|ram~21_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~85_q )) ) ) ) # ( !\RAM1|ram~101_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & 
// ((\RAM1|ram~21_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~85_q )) ) ) )

	.dataa(!\RAM1|ram~37_q ),
	.datab(!\RAM1|ram~85_q ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\RAM1|ram~21_q ),
	.datae(!\RAM1|ram~101_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~653 .extended_lut = "off";
defparam \RAM1|ram~653 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~653 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \RAM1|ram~173 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~173 .is_wysiwyg = "true";
defparam \RAM1|ram~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \RAM1|ram~221 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~221 .is_wysiwyg = "true";
defparam \RAM1|ram~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N41
dffeas \RAM1|ram~157 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~157 .is_wysiwyg = "true";
defparam \RAM1|ram~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \RAM1|ram~237 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~237 .is_wysiwyg = "true";
defparam \RAM1|ram~237 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \RAM1|ram~656 (
// Equation(s):
// \RAM1|ram~656_combout  = ( \RAM1|ram~237_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~173_q ) ) ) ) # ( !\RAM1|ram~237_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~173_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~237_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & ((\RAM1|ram~157_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~221_q )) ) ) ) # ( !\RAM1|ram~237_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~23_combout  & 
// ((\RAM1|ram~157_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~221_q )) ) ) )

	.dataa(!\RAM1|ram~173_q ),
	.datab(!\RAM1|ram~221_q ),
	.datac(!\ROM1|memROM~23_combout ),
	.datad(!\RAM1|ram~157_q ),
	.datae(!\RAM1|ram~237_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~656 .extended_lut = "off";
defparam \RAM1|ram~656 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM1|ram~656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \RAM1|ram~657 (
// Equation(s):
// \RAM1|ram~657_combout  = ( \RAM1|ram~653_combout  & ( \RAM1|ram~656_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~14_combout ) # ((\RAM1|ram~654_combout )))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~655_combout )) # (\ROM1|memROM~14_combout 
// ))) ) ) ) # ( !\RAM1|ram~653_combout  & ( \RAM1|ram~656_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~14_combout  & (\RAM1|ram~654_combout ))) # (\ROM1|memROM~21_combout  & (((\RAM1|ram~655_combout )) # (\ROM1|memROM~14_combout ))) ) ) ) # ( 
// \RAM1|ram~653_combout  & ( !\RAM1|ram~656_combout  & ( (!\ROM1|memROM~21_combout  & ((!\ROM1|memROM~14_combout ) # ((\RAM1|ram~654_combout )))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~14_combout  & ((\RAM1|ram~655_combout )))) ) ) ) # ( 
// !\RAM1|ram~653_combout  & ( !\RAM1|ram~656_combout  & ( (!\ROM1|memROM~21_combout  & (\ROM1|memROM~14_combout  & (\RAM1|ram~654_combout ))) # (\ROM1|memROM~21_combout  & (!\ROM1|memROM~14_combout  & ((\RAM1|ram~655_combout )))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\RAM1|ram~654_combout ),
	.datad(!\RAM1|ram~655_combout ),
	.datae(!\RAM1|ram~653_combout ),
	.dataf(!\RAM1|ram~656_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~657 .extended_lut = "off";
defparam \RAM1|ram~657 .lut_mask = 64'h02468ACE13579BDF;
defparam \RAM1|ram~657 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \RAM1|ram~189 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~189 .is_wysiwyg = "true";
defparam \RAM1|ram~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N40
dffeas \RAM1|ram~197 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~197 .is_wysiwyg = "true";
defparam \RAM1|ram~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N34
dffeas \RAM1|ram~181 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~181 .is_wysiwyg = "true";
defparam \RAM1|ram~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \RAM1|ram~205 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~205 .is_wysiwyg = "true";
defparam \RAM1|ram~205 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \RAM1|ram~664 (
// Equation(s):
// \RAM1|ram~664_combout  = ( \RAM1|ram~205_q  & ( \ROM1|memROM~18_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~197_q ) ) ) ) # ( !\RAM1|ram~205_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~197_q  & !\ROM1|memROM~14_combout ) ) ) ) # ( 
// \RAM1|ram~205_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & ((\RAM1|ram~181_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~189_q )) ) ) ) # ( !\RAM1|ram~205_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & 
// ((\RAM1|ram~181_q ))) # (\ROM1|memROM~14_combout  & (\RAM1|ram~189_q )) ) ) )

	.dataa(!\RAM1|ram~189_q ),
	.datab(!\RAM1|ram~197_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~181_q ),
	.datae(!\RAM1|ram~205_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~664 .extended_lut = "off";
defparam \RAM1|ram~664 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM1|ram~664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N54
cyclonev_lcell_comb \RAM1|ram~261feeder (
// Equation(s):
// \RAM1|ram~261feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~261feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~261feeder .extended_lut = "off";
defparam \RAM1|ram~261feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~261feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N55
dffeas \RAM1|ram~261 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~261 .is_wysiwyg = "true";
defparam \RAM1|ram~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N46
dffeas \RAM1|ram~253 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~253 .is_wysiwyg = "true";
defparam \RAM1|ram~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N4
dffeas \RAM1|ram~269 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~269 .is_wysiwyg = "true";
defparam \RAM1|ram~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \RAM1|ram~245feeder (
// Equation(s):
// \RAM1|ram~245feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~245feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~245feeder .extended_lut = "off";
defparam \RAM1|ram~245feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~245feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \RAM1|ram~245 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~245 .is_wysiwyg = "true";
defparam \RAM1|ram~245 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \RAM1|ram~666 (
// Equation(s):
// \RAM1|ram~666_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~269_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~261_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~253_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~245_q  ) ) )

	.dataa(!\RAM1|ram~261_q ),
	.datab(!\RAM1|ram~253_q ),
	.datac(!\RAM1|ram~269_q ),
	.datad(!\RAM1|ram~245_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~666 .extended_lut = "off";
defparam \RAM1|ram~666 .lut_mask = 64'h00FF333355550F0F;
defparam \RAM1|ram~666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N57
cyclonev_lcell_comb \RAM1|ram~125feeder (
// Equation(s):
// \RAM1|ram~125feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~125feeder .extended_lut = "off";
defparam \RAM1|ram~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N58
dffeas \RAM1|ram~125 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~125 .is_wysiwyg = "true";
defparam \RAM1|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N15
cyclonev_lcell_comb \RAM1|ram~133feeder (
// Equation(s):
// \RAM1|ram~133feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~133feeder .extended_lut = "off";
defparam \RAM1|ram~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N16
dffeas \RAM1|ram~133 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~133 .is_wysiwyg = "true";
defparam \RAM1|ram~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \RAM1|ram~141feeder (
// Equation(s):
// \RAM1|ram~141feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~141feeder .extended_lut = "off";
defparam \RAM1|ram~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N59
dffeas \RAM1|ram~141 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~141 .is_wysiwyg = "true";
defparam \RAM1|ram~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N46
dffeas \RAM1|ram~117 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~117 .is_wysiwyg = "true";
defparam \RAM1|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \RAM1|ram~665 (
// Equation(s):
// \RAM1|ram~665_combout  = ( \ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~141_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( \ROM1|memROM~18_combout  & ( \RAM1|ram~133_q  ) ) ) # ( \ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & 
// ( \RAM1|ram~125_q  ) ) ) # ( !\ROM1|memROM~14_combout  & ( !\ROM1|memROM~18_combout  & ( \RAM1|ram~117_q  ) ) )

	.dataa(!\RAM1|ram~125_q ),
	.datab(!\RAM1|ram~133_q ),
	.datac(!\RAM1|ram~141_q ),
	.datad(!\RAM1|ram~117_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~665 .extended_lut = "off";
defparam \RAM1|ram~665 .lut_mask = 64'h00FF555533330F0F;
defparam \RAM1|ram~665 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N28
dffeas \RAM1|ram~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~53 .is_wysiwyg = "true";
defparam \RAM1|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N59
dffeas \RAM1|ram~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~61 .is_wysiwyg = "true";
defparam \RAM1|ram~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N16
dffeas \RAM1|ram~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~69 .is_wysiwyg = "true";
defparam \RAM1|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N26
dffeas \RAM1|ram~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~77 .is_wysiwyg = "true";
defparam \RAM1|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N24
cyclonev_lcell_comb \RAM1|ram~663 (
// Equation(s):
// \RAM1|ram~663_combout  = ( \RAM1|ram~77_q  & ( \ROM1|memROM~18_combout  & ( (\RAM1|ram~69_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~77_q  & ( \ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~69_q ) ) ) ) # ( \RAM1|ram~77_q  
// & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~53_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~61_q ))) ) ) ) # ( !\RAM1|ram~77_q  & ( !\ROM1|memROM~18_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~53_q )) # 
// (\ROM1|memROM~14_combout  & ((\RAM1|ram~61_q ))) ) ) )

	.dataa(!\RAM1|ram~53_q ),
	.datab(!\RAM1|ram~61_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~69_q ),
	.datae(!\RAM1|ram~77_q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~663 .extended_lut = "off";
defparam \RAM1|ram~663 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~663 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \RAM1|ram~667 (
// Equation(s):
// \RAM1|ram~667_combout  = ( \RAM1|ram~665_combout  & ( \RAM1|ram~663_combout  & ( (!\ROM1|memROM~21_combout ) # ((!\ROM1|memROM~23_combout  & (\RAM1|ram~664_combout )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~666_combout )))) ) ) ) # ( 
// !\RAM1|ram~665_combout  & ( \RAM1|ram~663_combout  & ( (!\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout ) # ((\RAM1|ram~664_combout )))) # (\ROM1|memROM~23_combout  & (\ROM1|memROM~21_combout  & ((\RAM1|ram~666_combout )))) ) ) ) # ( 
// \RAM1|ram~665_combout  & ( !\RAM1|ram~663_combout  & ( (!\ROM1|memROM~23_combout  & (\ROM1|memROM~21_combout  & (\RAM1|ram~664_combout ))) # (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~21_combout ) # ((\RAM1|ram~666_combout )))) ) ) ) # ( 
// !\RAM1|ram~665_combout  & ( !\RAM1|ram~663_combout  & ( (\ROM1|memROM~21_combout  & ((!\ROM1|memROM~23_combout  & (\RAM1|ram~664_combout )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~666_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~23_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~664_combout ),
	.datad(!\RAM1|ram~666_combout ),
	.datae(!\RAM1|ram~665_combout ),
	.dataf(!\RAM1|ram~663_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~667 .extended_lut = "off";
defparam \RAM1|ram~667 .lut_mask = 64'h021346578A9BCEDF;
defparam \RAM1|ram~667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \RAM1|ram~673 (
// Equation(s):
// \RAM1|ram~673_combout  = ( \RAM1|ram~657_combout  & ( \RAM1|ram~667_combout  & ( (!\ROM1|memROM~12_combout ) # ((!\ROM1|memROM~2_combout  & (\RAM1|ram~662_combout )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~672_combout )))) ) ) ) # ( 
// !\RAM1|ram~657_combout  & ( \RAM1|ram~667_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~12_combout  & (\RAM1|ram~662_combout ))) # (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~12_combout ) # ((\RAM1|ram~672_combout )))) ) ) ) # ( 
// \RAM1|ram~657_combout  & ( !\RAM1|ram~667_combout  & ( (!\ROM1|memROM~2_combout  & ((!\ROM1|memROM~12_combout ) # ((\RAM1|ram~662_combout )))) # (\ROM1|memROM~2_combout  & (\ROM1|memROM~12_combout  & ((\RAM1|ram~672_combout )))) ) ) ) # ( 
// !\RAM1|ram~657_combout  & ( !\RAM1|ram~667_combout  & ( (\ROM1|memROM~12_combout  & ((!\ROM1|memROM~2_combout  & (\RAM1|ram~662_combout )) # (\ROM1|memROM~2_combout  & ((\RAM1|ram~672_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\RAM1|ram~662_combout ),
	.datad(!\RAM1|ram~672_combout ),
	.datae(!\RAM1|ram~657_combout ),
	.dataf(!\RAM1|ram~667_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~673 .extended_lut = "off";
defparam \RAM1|ram~673 .lut_mask = 64'h02138A9B4657CEDF;
defparam \RAM1|ram~673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \dadoLido_DadoIN[6]~7 (
// Equation(s):
// \dadoLido_DadoIN[6]~7_combout  = ( \RAM1|dado_out~0_combout  & ( \RAM1|ram~673_combout  ) ) # ( !\RAM1|dado_out~0_combout  & ( \RAM1|ram~673_combout  & ( (\SW[6]~input_o  & \comb~11_combout ) ) ) ) # ( \RAM1|dado_out~0_combout  & ( !\RAM1|ram~673_combout  
// & ( (\SW[6]~input_o  & \comb~11_combout ) ) ) ) # ( !\RAM1|dado_out~0_combout  & ( !\RAM1|ram~673_combout  & ( (\SW[6]~input_o  & \comb~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\comb~11_combout ),
	.datad(gnd),
	.datae(!\RAM1|dado_out~0_combout ),
	.dataf(!\RAM1|ram~673_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[6]~7 .extended_lut = "off";
defparam \dadoLido_DadoIN[6]~7 .lut_mask = 64'h030303030303FFFF;
defparam \dadoLido_DadoIN[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \CPU|ULA1|Add0~25 (
// Equation(s):
// \CPU|ULA1|Add0~25_sumout  = SUM(( \CPU|REGA|DOUT [6] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[6]~7_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[6]~7_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~24_combout )))) ) + ( \CPU|ULA1|Add0~22  ))
// \CPU|ULA1|Add0~26  = CARRY(( \CPU|REGA|DOUT [6] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[6]~7_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[6]~7_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~24_combout )))) ) + ( \CPU|ULA1|Add0~22  ))

	.dataa(!\CPU|MUX2|Equal2~3_combout ),
	.datab(!\CPU|Decodificador|Equal6~0_combout ),
	.datac(!\ROM1|memROM~24_combout ),
	.datad(!\CPU|REGA|DOUT [6]),
	.datae(gnd),
	.dataf(!\dadoLido_DadoIN[6]~7_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~25_sumout ),
	.cout(\CPU|ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~25 .extended_lut = "off";
defparam \CPU|ULA1|Add0~25 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \ROM1|memROM~30 (
// Equation(s):
// \ROM1|memROM~30_combout  = ( \ROM1|memROM~9_combout  & ( \ROM1|memROM~10_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~30 .extended_lut = "off";
defparam \ROM1|memROM~30 .lut_mask = 64'h0000000033333333;
defparam \ROM1|memROM~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \CPU|ULA1|Add1~25 (
// Equation(s):
// \CPU|ULA1|Add1~25_sumout  = SUM(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~30_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[6]~7_combout )))) ) + ( \CPU|REGA|DOUT [6] ) + 
// ( \CPU|ULA1|Add1~22  ))
// \CPU|ULA1|Add1~26  = CARRY(( (!\CPU|Decodificador|saida[6]~4_combout  & (((!\ROM1|memROM~30_combout )) # (\CPU|PC|DOUT[8]~DUPLICATE_q ))) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[6]~7_combout )))) ) + ( \CPU|REGA|DOUT [6] ) + ( 
// \CPU|ULA1|Add1~22  ))

	.dataa(!\CPU|Decodificador|saida[6]~4_combout ),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\dadoLido_DadoIN[6]~7_combout ),
	.datad(!\ROM1|memROM~30_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~25_sumout ),
	.cout(\CPU|ULA1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~25 .extended_lut = "off";
defparam \CPU|ULA1|Add1~25 .lut_mask = 64'h0000FF000000FA72;
defparam \CPU|ULA1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \CPU|ULA1|saida[6]~6 (
// Equation(s):
// \CPU|ULA1|saida[6]~6_combout  = ( \dadoLido_DadoIN[6]~7_combout  & ( \CPU|ULA1|Add1~25_sumout  & ( ((!\CPU|Decodificador|saida[4]~1_combout ) # (\CPU|Decodificador|saida[6]~4_combout )) # (\ROM1|memROM~24_combout ) ) ) ) # ( !\dadoLido_DadoIN[6]~7_combout 
//  & ( \CPU|ULA1|Add1~25_sumout  & ( (!\CPU|Decodificador|saida[4]~1_combout ) # ((\ROM1|memROM~24_combout  & !\CPU|Decodificador|saida[6]~4_combout )) ) ) ) # ( \dadoLido_DadoIN[6]~7_combout  & ( !\CPU|ULA1|Add1~25_sumout  & ( 
// (\CPU|Decodificador|saida[4]~1_combout  & ((\CPU|Decodificador|saida[6]~4_combout ) # (\ROM1|memROM~24_combout ))) ) ) ) # ( !\dadoLido_DadoIN[6]~7_combout  & ( !\CPU|ULA1|Add1~25_sumout  & ( (\ROM1|memROM~24_combout  & 
// (!\CPU|Decodificador|saida[6]~4_combout  & \CPU|Decodificador|saida[4]~1_combout )) ) ) )

	.dataa(!\ROM1|memROM~24_combout ),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(!\CPU|Decodificador|saida[4]~1_combout ),
	.datad(gnd),
	.datae(!\dadoLido_DadoIN[6]~7_combout ),
	.dataf(!\CPU|ULA1|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA1|saida[6]~6 .lut_mask = 64'h04040707F4F4F7F7;
defparam \CPU|ULA1|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N50
dffeas \CPU|REGA|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~25_sumout ),
	.asdata(\CPU|ULA1|saida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \CPU|ULA1|Add0~29 (
// Equation(s):
// \CPU|ULA1|Add0~29_sumout  = SUM(( \CPU|REGA|DOUT [7] ) + ( (!\CPU|MUX2|Equal2~3_combout  & (((\dadoLido_DadoIN[7]~8_combout )))) # (\CPU|MUX2|Equal2~3_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[7]~8_combout ))) # 
// (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~21_combout )))) ) + ( \CPU|ULA1|Add0~26  ))

	.dataa(!\CPU|MUX2|Equal2~3_combout ),
	.datab(!\CPU|Decodificador|Equal6~0_combout ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\CPU|REGA|DOUT [7]),
	.datae(gnd),
	.dataf(!\dadoLido_DadoIN[7]~8_combout ),
	.datag(gnd),
	.cin(\CPU|ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add0~29 .extended_lut = "off";
defparam \CPU|ULA1|Add0~29 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \CPU|ULA1|saida[7]~7 (
// Equation(s):
// \CPU|ULA1|saida[7]~7_combout  = ( \CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~29_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & (\ROM1|memROM~21_combout )) # (\CPU|Decodificador|saida[6]~4_combout  & ((\dadoLido_DadoIN[7]~8_combout 
// ))) ) ) ) # ( !\CPU|Decodificador|saida[4]~1_combout  & ( \CPU|ULA1|Add1~29_sumout  ) ) # ( \CPU|Decodificador|saida[4]~1_combout  & ( !\CPU|ULA1|Add1~29_sumout  & ( (!\CPU|Decodificador|saida[6]~4_combout  & (\ROM1|memROM~21_combout )) # 
// (\CPU|Decodificador|saida[6]~4_combout  & ((\dadoLido_DadoIN[7]~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~21_combout ),
	.datab(!\CPU|Decodificador|saida[6]~4_combout ),
	.datac(!\dadoLido_DadoIN[7]~8_combout ),
	.datad(gnd),
	.datae(!\CPU|Decodificador|saida[4]~1_combout ),
	.dataf(!\CPU|ULA1|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA1|saida[7]~7 .lut_mask = 64'h00004747FFFF4747;
defparam \CPU|ULA1|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \CPU|REGA|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~29_sumout ),
	.asdata(\CPU|ULA1|saida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N22
dffeas \RAM1|ram~214 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~214 .is_wysiwyg = "true";
defparam \RAM1|ram~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \RAM1|ram~118feeder (
// Equation(s):
// \RAM1|ram~118feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~118feeder .extended_lut = "off";
defparam \RAM1|ram~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \RAM1|ram~118 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~118 .is_wysiwyg = "true";
defparam \RAM1|ram~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N31
dffeas \RAM1|ram~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~86 .is_wysiwyg = "true";
defparam \RAM1|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N44
dffeas \RAM1|ram~246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~246 .is_wysiwyg = "true";
defparam \RAM1|ram~246 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \RAM1|ram~676 (
// Equation(s):
// \RAM1|ram~676_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~246_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~118_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~214_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~86_q  ) ) )

	.dataa(!\RAM1|ram~214_q ),
	.datab(!\RAM1|ram~118_q ),
	.datac(!\RAM1|ram~86_q ),
	.datad(!\RAM1|ram~246_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~676 .extended_lut = "off";
defparam \RAM1|ram~676 .lut_mask = 64'h0F0F5555333300FF;
defparam \RAM1|ram~676 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N10
dffeas \RAM1|ram~222 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~222 .is_wysiwyg = "true";
defparam \RAM1|ram~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \RAM1|ram~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~94 .is_wysiwyg = "true";
defparam \RAM1|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N50
dffeas \RAM1|ram~254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~756_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~254 .is_wysiwyg = "true";
defparam \RAM1|ram~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N43
dffeas \RAM1|ram~126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~126 .is_wysiwyg = "true";
defparam \RAM1|ram~126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \RAM1|ram~677 (
// Equation(s):
// \RAM1|ram~677_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~254_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~126_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~222_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~94_q  ) ) )

	.dataa(!\RAM1|ram~222_q ),
	.datab(!\RAM1|ram~94_q ),
	.datac(!\RAM1|ram~254_q ),
	.datad(!\RAM1|ram~126_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~677 .extended_lut = "off";
defparam \RAM1|ram~677 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM1|ram~677 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \RAM1|ram~158 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~158 .is_wysiwyg = "true";
defparam \RAM1|ram~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \RAM1|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~30 .is_wysiwyg = "true";
defparam \RAM1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \RAM1|ram~190 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~190 .is_wysiwyg = "true";
defparam \RAM1|ram~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \RAM1|ram~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~62 .is_wysiwyg = "true";
defparam \RAM1|ram~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \RAM1|ram~675 (
// Equation(s):
// \RAM1|ram~675_combout  = ( \RAM1|ram~62_q  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~190_q ) ) ) ) # ( !\RAM1|ram~62_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~21_combout  & \RAM1|ram~190_q ) ) ) ) # ( \RAM1|ram~62_q  
// & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~30_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~158_q )) ) ) ) # ( !\RAM1|ram~62_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~30_q ))) # 
// (\ROM1|memROM~21_combout  & (\RAM1|ram~158_q )) ) ) )

	.dataa(!\RAM1|ram~158_q ),
	.datab(!\RAM1|ram~30_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~190_q ),
	.datae(!\RAM1|ram~62_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~675 .extended_lut = "off";
defparam \RAM1|ram~675 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM1|ram~675 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N4
dffeas \RAM1|ram~150 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~150 .is_wysiwyg = "true";
defparam \RAM1|ram~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \RAM1|ram~182 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~182 .is_wysiwyg = "true";
defparam \RAM1|ram~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \RAM1|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~22 .is_wysiwyg = "true";
defparam \RAM1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \RAM1|ram~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~54 .is_wysiwyg = "true";
defparam \RAM1|ram~54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \RAM1|ram~674 (
// Equation(s):
// \RAM1|ram~674_combout  = ( \RAM1|ram~54_q  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~182_q ) ) ) ) # ( !\RAM1|ram~54_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~182_q  & \ROM1|memROM~21_combout ) ) ) ) # ( \RAM1|ram~54_q  
// & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~22_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~150_q )) ) ) ) # ( !\RAM1|ram~54_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~22_q ))) # 
// (\ROM1|memROM~21_combout  & (\RAM1|ram~150_q )) ) ) )

	.dataa(!\RAM1|ram~150_q ),
	.datab(!\RAM1|ram~182_q ),
	.datac(!\RAM1|ram~22_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~54_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~674 .extended_lut = "off";
defparam \RAM1|ram~674 .lut_mask = 64'h0F550F550033FF33;
defparam \RAM1|ram~674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \RAM1|ram~678 (
// Equation(s):
// \RAM1|ram~678_combout  = ( \RAM1|ram~675_combout  & ( \RAM1|ram~674_combout  & ( (!\ROM1|memROM~23_combout ) # ((!\ROM1|memROM~14_combout  & (\RAM1|ram~676_combout )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~677_combout )))) ) ) ) # ( 
// !\RAM1|ram~675_combout  & ( \RAM1|ram~674_combout  & ( (!\ROM1|memROM~14_combout  & (((!\ROM1|memROM~23_combout )) # (\RAM1|ram~676_combout ))) # (\ROM1|memROM~14_combout  & (((\RAM1|ram~677_combout  & \ROM1|memROM~23_combout )))) ) ) ) # ( 
// \RAM1|ram~675_combout  & ( !\RAM1|ram~674_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~676_combout  & ((\ROM1|memROM~23_combout )))) # (\ROM1|memROM~14_combout  & (((!\ROM1|memROM~23_combout ) # (\RAM1|ram~677_combout )))) ) ) ) # ( 
// !\RAM1|ram~675_combout  & ( !\RAM1|ram~674_combout  & ( (\ROM1|memROM~23_combout  & ((!\ROM1|memROM~14_combout  & (\RAM1|ram~676_combout )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~677_combout ))))) ) ) )

	.dataa(!\RAM1|ram~676_combout ),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\RAM1|ram~677_combout ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~675_combout ),
	.dataf(!\RAM1|ram~674_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~678 .extended_lut = "off";
defparam \RAM1|ram~678 .lut_mask = 64'h00473347CC47FF47;
defparam \RAM1|ram~678 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N33
cyclonev_lcell_comb \RAM1|ram~262feeder (
// Equation(s):
// \RAM1|ram~262feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~262feeder .extended_lut = "off";
defparam \RAM1|ram~262feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N34
dffeas \RAM1|ram~262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~262 .is_wysiwyg = "true";
defparam \RAM1|ram~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N16
dffeas \RAM1|ram~142 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~142 .is_wysiwyg = "true";
defparam \RAM1|ram~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N3
cyclonev_lcell_comb \RAM1|ram~134feeder (
// Equation(s):
// \RAM1|ram~134feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~134feeder .extended_lut = "off";
defparam \RAM1|ram~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \RAM1|ram~134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~134 .is_wysiwyg = "true";
defparam \RAM1|ram~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y5_N2
dffeas \RAM1|ram~270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~270 .is_wysiwyg = "true";
defparam \RAM1|ram~270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \RAM1|ram~682 (
// Equation(s):
// \RAM1|ram~682_combout  = ( \RAM1|ram~270_q  & ( \ROM1|memROM~14_combout  & ( (\RAM1|ram~142_q ) # (\ROM1|memROM~21_combout ) ) ) ) # ( !\RAM1|ram~270_q  & ( \ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & \RAM1|ram~142_q ) ) ) ) # ( 
// \RAM1|ram~270_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~134_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~262_q )) ) ) ) # ( !\RAM1|ram~270_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~134_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~262_q )) ) ) )

	.dataa(!\RAM1|ram~262_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~142_q ),
	.datad(!\RAM1|ram~134_q ),
	.datae(!\RAM1|ram~270_q ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~682 .extended_lut = "off";
defparam \RAM1|ram~682 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \RAM1|ram~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \RAM1|ram~78feeder (
// Equation(s):
// \RAM1|ram~78feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~78feeder .extended_lut = "off";
defparam \RAM1|ram~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N20
dffeas \RAM1|ram~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~78 .is_wysiwyg = "true";
defparam \RAM1|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \RAM1|ram~70feeder (
// Equation(s):
// \RAM1|ram~70feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~70feeder .extended_lut = "off";
defparam \RAM1|ram~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N8
dffeas \RAM1|ram~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~70 .is_wysiwyg = "true";
defparam \RAM1|ram~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N43
dffeas \RAM1|ram~198 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~198 .is_wysiwyg = "true";
defparam \RAM1|ram~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N16
dffeas \RAM1|ram~206 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~206 .is_wysiwyg = "true";
defparam \RAM1|ram~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N15
cyclonev_lcell_comb \RAM1|ram~680 (
// Equation(s):
// \RAM1|ram~680_combout  = ( \ROM1|memROM~21_combout  & ( \ROM1|memROM~14_combout  & ( \RAM1|ram~206_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( \ROM1|memROM~14_combout  & ( \RAM1|ram~78_q  ) ) ) # ( \ROM1|memROM~21_combout  & ( !\ROM1|memROM~14_combout  & ( 
// \RAM1|ram~198_q  ) ) ) # ( !\ROM1|memROM~21_combout  & ( !\ROM1|memROM~14_combout  & ( \RAM1|ram~70_q  ) ) )

	.dataa(!\RAM1|ram~78_q ),
	.datab(!\RAM1|ram~70_q ),
	.datac(!\RAM1|ram~198_q ),
	.datad(!\RAM1|ram~206_q ),
	.datae(!\ROM1|memROM~21_combout ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~680 .extended_lut = "off";
defparam \RAM1|ram~680 .lut_mask = 64'h33330F0F555500FF;
defparam \RAM1|ram~680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N24
cyclonev_lcell_comb \RAM1|ram~166feeder (
// Equation(s):
// \RAM1|ram~166feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~166feeder .extended_lut = "off";
defparam \RAM1|ram~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \RAM1|ram~166 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~166 .is_wysiwyg = "true";
defparam \RAM1|ram~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \RAM1|ram~38feeder (
// Equation(s):
// \RAM1|ram~38feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~38feeder .extended_lut = "off";
defparam \RAM1|ram~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \RAM1|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~38 .is_wysiwyg = "true";
defparam \RAM1|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N22
dffeas \RAM1|ram~174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~174 .is_wysiwyg = "true";
defparam \RAM1|ram~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N8
dffeas \RAM1|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~46 .is_wysiwyg = "true";
defparam \RAM1|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N6
cyclonev_lcell_comb \RAM1|ram~679 (
// Equation(s):
// \RAM1|ram~679_combout  = ( \RAM1|ram~46_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~166_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~174_q ))) ) ) ) # ( !\RAM1|ram~46_q  & ( \ROM1|memROM~21_combout  & ( 
// (!\ROM1|memROM~14_combout  & (\RAM1|ram~166_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~174_q ))) ) ) ) # ( \RAM1|ram~46_q  & ( !\ROM1|memROM~21_combout  & ( (\ROM1|memROM~14_combout ) # (\RAM1|ram~38_q ) ) ) ) # ( !\RAM1|ram~46_q  & ( 
// !\ROM1|memROM~21_combout  & ( (\RAM1|ram~38_q  & !\ROM1|memROM~14_combout ) ) ) )

	.dataa(!\RAM1|ram~166_q ),
	.datab(!\RAM1|ram~38_q ),
	.datac(!\RAM1|ram~174_q ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\RAM1|ram~46_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~679 .extended_lut = "off";
defparam \RAM1|ram~679 .lut_mask = 64'h330033FF550F550F;
defparam \RAM1|ram~679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N56
dffeas \RAM1|ram~102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~102 .is_wysiwyg = "true";
defparam \RAM1|ram~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N53
dffeas \RAM1|ram~110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~110 .is_wysiwyg = "true";
defparam \RAM1|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N24
cyclonev_lcell_comb \RAM1|ram~230feeder (
// Equation(s):
// \RAM1|ram~230feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~230feeder .extended_lut = "off";
defparam \RAM1|ram~230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \RAM1|ram~230 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~230 .is_wysiwyg = "true";
defparam \RAM1|ram~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N38
dffeas \RAM1|ram~238 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~238 .is_wysiwyg = "true";
defparam \RAM1|ram~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \RAM1|ram~681 (
// Equation(s):
// \RAM1|ram~681_combout  = ( \RAM1|ram~238_q  & ( \ROM1|memROM~21_combout  & ( (\RAM1|ram~230_q ) # (\ROM1|memROM~14_combout ) ) ) ) # ( !\RAM1|ram~238_q  & ( \ROM1|memROM~21_combout  & ( (!\ROM1|memROM~14_combout  & \RAM1|ram~230_q ) ) ) ) # ( 
// \RAM1|ram~238_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~14_combout  & (\RAM1|ram~102_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~110_q ))) ) ) ) # ( !\RAM1|ram~238_q  & ( !\ROM1|memROM~21_combout  & ( (!\ROM1|memROM~14_combout  & 
// (\RAM1|ram~102_q )) # (\ROM1|memROM~14_combout  & ((\RAM1|ram~110_q ))) ) ) )

	.dataa(!\RAM1|ram~102_q ),
	.datab(!\RAM1|ram~110_q ),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(!\RAM1|ram~230_q ),
	.datae(!\RAM1|ram~238_q ),
	.dataf(!\ROM1|memROM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~681 .extended_lut = "off";
defparam \RAM1|ram~681 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM1|ram~681 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \RAM1|ram~683 (
// Equation(s):
// \RAM1|ram~683_combout  = ( \RAM1|ram~679_combout  & ( \RAM1|ram~681_combout  & ( (!\ROM1|memROM~2_combout ) # ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~680_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~682_combout ))) ) ) ) # ( 
// !\RAM1|ram~679_combout  & ( \RAM1|ram~681_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~23_combout )) # (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~680_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~682_combout )))) 
// ) ) ) # ( \RAM1|ram~679_combout  & ( !\RAM1|ram~681_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~23_combout )) # (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~680_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~682_combout )))) ) ) ) # ( !\RAM1|ram~679_combout  & ( !\RAM1|ram~681_combout  & ( (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~680_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~682_combout )))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~682_combout ),
	.datad(!\RAM1|ram~680_combout ),
	.datae(!\RAM1|ram~679_combout ),
	.dataf(!\RAM1|ram~681_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~683 .extended_lut = "off";
defparam \RAM1|ram~683 .lut_mask = 64'h014589CD2367ABEF;
defparam \RAM1|ram~683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \RAM1|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~526 .is_wysiwyg = "true";
defparam \RAM1|ram~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N22
dffeas \RAM1|ram~518 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~518 .is_wysiwyg = "true";
defparam \RAM1|ram~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N40
dffeas \RAM1|ram~398 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~398 .is_wysiwyg = "true";
defparam \RAM1|ram~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \RAM1|ram~390 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~390 .is_wysiwyg = "true";
defparam \RAM1|ram~390 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \RAM1|ram~692 (
// Equation(s):
// \RAM1|ram~692_combout  = ( \ROM1|memROM~14_combout  & ( \RAM1|ram~390_q  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~398_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~526_q )) ) ) ) # ( !\ROM1|memROM~14_combout  & ( \RAM1|ram~390_q  & ( 
// (!\ROM1|memROM~21_combout ) # (\RAM1|ram~518_q ) ) ) ) # ( \ROM1|memROM~14_combout  & ( !\RAM1|ram~390_q  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~398_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~526_q )) ) ) ) # ( !\ROM1|memROM~14_combout  & ( 
// !\RAM1|ram~390_q  & ( (\RAM1|ram~518_q  & \ROM1|memROM~21_combout ) ) ) )

	.dataa(!\RAM1|ram~526_q ),
	.datab(!\RAM1|ram~518_q ),
	.datac(!\ROM1|memROM~21_combout ),
	.datad(!\RAM1|ram~398_q ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\RAM1|ram~390_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~692 .extended_lut = "off";
defparam \RAM1|ram~692 .lut_mask = 64'h030305F5F3F305F5;
defparam \RAM1|ram~692 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N22
dffeas \RAM1|ram~326 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~326 .is_wysiwyg = "true";
defparam \RAM1|ram~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \RAM1|ram~454 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~454 .is_wysiwyg = "true";
defparam \RAM1|ram~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N17
dffeas \RAM1|ram~334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~334 .is_wysiwyg = "true";
defparam \RAM1|ram~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \RAM1|ram~462 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~462 .is_wysiwyg = "true";
defparam \RAM1|ram~462 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \RAM1|ram~690 (
// Equation(s):
// \RAM1|ram~690_combout  = ( \RAM1|ram~462_q  & ( \ROM1|memROM~14_combout  & ( (\RAM1|ram~334_q ) # (\ROM1|memROM~21_combout ) ) ) ) # ( !\RAM1|ram~462_q  & ( \ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & \RAM1|ram~334_q ) ) ) ) # ( 
// \RAM1|ram~462_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & (\RAM1|ram~326_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~454_q ))) ) ) ) # ( !\RAM1|ram~462_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & 
// (\RAM1|ram~326_q )) # (\ROM1|memROM~21_combout  & ((\RAM1|ram~454_q ))) ) ) )

	.dataa(!\RAM1|ram~326_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~454_q ),
	.datad(!\RAM1|ram~334_q ),
	.datae(!\RAM1|ram~462_q ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~690 .extended_lut = "off";
defparam \RAM1|ram~690 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM1|ram~690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N31
dffeas \RAM1|ram~422 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~422 .is_wysiwyg = "true";
defparam \RAM1|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N40
dffeas \RAM1|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~294 .is_wysiwyg = "true";
defparam \RAM1|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N50
dffeas \RAM1|ram~430 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~430 .is_wysiwyg = "true";
defparam \RAM1|ram~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \RAM1|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~302 .is_wysiwyg = "true";
defparam \RAM1|ram~302 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N3
cyclonev_lcell_comb \RAM1|ram~689 (
// Equation(s):
// \RAM1|ram~689_combout  = ( \RAM1|ram~302_q  & ( \ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~430_q ) ) ) ) # ( !\RAM1|ram~302_q  & ( \ROM1|memROM~14_combout  & ( (\ROM1|memROM~21_combout  & \RAM1|ram~430_q ) ) ) ) # ( 
// \RAM1|ram~302_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~294_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~422_q )) ) ) ) # ( !\RAM1|ram~302_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~294_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~422_q )) ) ) )

	.dataa(!\RAM1|ram~422_q ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\RAM1|ram~294_q ),
	.datad(!\RAM1|ram~430_q ),
	.datae(!\RAM1|ram~302_q ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~689 .extended_lut = "off";
defparam \RAM1|ram~689 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \RAM1|ram~689 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N51
cyclonev_lcell_comb \RAM1|ram~366feeder (
// Equation(s):
// \RAM1|ram~366feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~366feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~366feeder .extended_lut = "off";
defparam \RAM1|ram~366feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~366feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N52
dffeas \RAM1|ram~366 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~366 .is_wysiwyg = "true";
defparam \RAM1|ram~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \RAM1|ram~486 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~486 .is_wysiwyg = "true";
defparam \RAM1|ram~486 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \RAM1|ram~358feeder (
// Equation(s):
// \RAM1|ram~358feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~358feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~358feeder .extended_lut = "off";
defparam \RAM1|ram~358feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~358feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N14
dffeas \RAM1|ram~358 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~358 .is_wysiwyg = "true";
defparam \RAM1|ram~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \RAM1|ram~494 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~494 .is_wysiwyg = "true";
defparam \RAM1|ram~494 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \RAM1|ram~691 (
// Equation(s):
// \RAM1|ram~691_combout  = ( \RAM1|ram~494_q  & ( \ROM1|memROM~14_combout  & ( (\ROM1|memROM~21_combout ) # (\RAM1|ram~366_q ) ) ) ) # ( !\RAM1|ram~494_q  & ( \ROM1|memROM~14_combout  & ( (\RAM1|ram~366_q  & !\ROM1|memROM~21_combout ) ) ) ) # ( 
// \RAM1|ram~494_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~358_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~486_q )) ) ) ) # ( !\RAM1|ram~494_q  & ( !\ROM1|memROM~14_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~358_q ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~486_q )) ) ) )

	.dataa(!\RAM1|ram~366_q ),
	.datab(!\RAM1|ram~486_q ),
	.datac(!\RAM1|ram~358_q ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\RAM1|ram~494_q ),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~691 .extended_lut = "off";
defparam \RAM1|ram~691 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~691 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \RAM1|ram~693 (
// Equation(s):
// \RAM1|ram~693_combout  = ( \RAM1|ram~689_combout  & ( \RAM1|ram~691_combout  & ( (!\ROM1|memROM~2_combout ) # ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~690_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~692_combout ))) ) ) ) # ( 
// !\RAM1|ram~689_combout  & ( \RAM1|ram~691_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~23_combout )) # (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~690_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~692_combout )))) 
// ) ) ) # ( \RAM1|ram~689_combout  & ( !\RAM1|ram~691_combout  & ( (!\ROM1|memROM~2_combout  & (!\ROM1|memROM~23_combout )) # (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~690_combout ))) # (\ROM1|memROM~23_combout  & 
// (\RAM1|ram~692_combout )))) ) ) ) # ( !\RAM1|ram~689_combout  & ( !\RAM1|ram~691_combout  & ( (\ROM1|memROM~2_combout  & ((!\ROM1|memROM~23_combout  & ((\RAM1|ram~690_combout ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~692_combout )))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~692_combout ),
	.datad(!\RAM1|ram~690_combout ),
	.datae(!\RAM1|ram~689_combout ),
	.dataf(!\RAM1|ram~691_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~693 .extended_lut = "off";
defparam \RAM1|ram~693 .lut_mask = 64'h014589CD2367ABEF;
defparam \RAM1|ram~693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \RAM1|ram~438 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~438 .is_wysiwyg = "true";
defparam \RAM1|ram~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \RAM1|ram~470feeder (
// Equation(s):
// \RAM1|ram~470feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~470feeder .extended_lut = "off";
defparam \RAM1|ram~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \RAM1|ram~470 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~470 .is_wysiwyg = "true";
defparam \RAM1|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N10
dffeas \RAM1|ram~406 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~406 .is_wysiwyg = "true";
defparam \RAM1|ram~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N35
dffeas \RAM1|ram~502 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~502 .is_wysiwyg = "true";
defparam \RAM1|ram~502 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \RAM1|ram~686 (
// Equation(s):
// \RAM1|ram~686_combout  = ( \RAM1|ram~502_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~438_q ) ) ) ) # ( !\RAM1|ram~502_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~438_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~502_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & ((\RAM1|ram~406_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~470_q )) ) ) ) # ( !\RAM1|ram~502_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & 
// ((\RAM1|ram~406_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~470_q )) ) ) )

	.dataa(!\RAM1|ram~438_q ),
	.datab(!\ROM1|memROM~23_combout ),
	.datac(!\RAM1|ram~470_q ),
	.datad(!\RAM1|ram~406_q ),
	.datae(!\RAM1|ram~502_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~686 .extended_lut = "off";
defparam \RAM1|ram~686 .lut_mask = 64'h03CF03CF44447777;
defparam \RAM1|ram~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N17
dffeas \RAM1|ram~374 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~746_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~374 .is_wysiwyg = "true";
defparam \RAM1|ram~374 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \RAM1|ram~278feeder (
// Equation(s):
// \RAM1|ram~278feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~278feeder .extended_lut = "off";
defparam \RAM1|ram~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N46
dffeas \RAM1|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~278 .is_wysiwyg = "true";
defparam \RAM1|ram~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \RAM1|ram~342feeder (
// Equation(s):
// \RAM1|ram~342feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~342feeder .extended_lut = "off";
defparam \RAM1|ram~342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~342feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \RAM1|ram~342 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~342 .is_wysiwyg = "true";
defparam \RAM1|ram~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N46
dffeas \RAM1|ram~310 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~310 .is_wysiwyg = "true";
defparam \RAM1|ram~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \RAM1|ram~684 (
// Equation(s):
// \RAM1|ram~684_combout  = ( \ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~374_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( \ROM1|memROM~2_combout  & ( \RAM1|ram~310_q  ) ) ) # ( \ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( 
// \RAM1|ram~342_q  ) ) ) # ( !\ROM1|memROM~23_combout  & ( !\ROM1|memROM~2_combout  & ( \RAM1|ram~278_q  ) ) )

	.dataa(!\RAM1|ram~374_q ),
	.datab(!\RAM1|ram~278_q ),
	.datac(!\RAM1|ram~342_q ),
	.datad(!\RAM1|ram~310_q ),
	.datae(!\ROM1|memROM~23_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~684 .extended_lut = "off";
defparam \RAM1|ram~684 .lut_mask = 64'h33330F0F00FF5555;
defparam \RAM1|ram~684 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \RAM1|ram~446feeder (
// Equation(s):
// \RAM1|ram~446feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~446feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~446feeder .extended_lut = "off";
defparam \RAM1|ram~446feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~446feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \RAM1|ram~446 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~446 .is_wysiwyg = "true";
defparam \RAM1|ram~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \RAM1|ram~414feeder (
// Equation(s):
// \RAM1|ram~414feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~414feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~414feeder .extended_lut = "off";
defparam \RAM1|ram~414feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM1|ram~414feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N16
dffeas \RAM1|ram~414 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM1|ram~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~414 .is_wysiwyg = "true";
defparam \RAM1|ram~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N16
dffeas \RAM1|ram~478 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~478 .is_wysiwyg = "true";
defparam \RAM1|ram~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N44
dffeas \RAM1|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~510 .is_wysiwyg = "true";
defparam \RAM1|ram~510 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \RAM1|ram~687 (
// Equation(s):
// \RAM1|ram~687_combout  = ( \RAM1|ram~510_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~446_q ) ) ) ) # ( !\RAM1|ram~510_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~446_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~510_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & (\RAM1|ram~414_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~478_q ))) ) ) ) # ( !\RAM1|ram~510_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & 
// (\RAM1|ram~414_q )) # (\ROM1|memROM~23_combout  & ((\RAM1|ram~478_q ))) ) ) )

	.dataa(!\RAM1|ram~446_q ),
	.datab(!\RAM1|ram~414_q ),
	.datac(!\RAM1|ram~478_q ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~510_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~687 .extended_lut = "off";
defparam \RAM1|ram~687 .lut_mask = 64'h330F330F550055FF;
defparam \RAM1|ram~687 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \RAM1|ram~318 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~318 .is_wysiwyg = "true";
defparam \RAM1|ram~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N10
dffeas \RAM1|ram~350 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~350 .is_wysiwyg = "true";
defparam \RAM1|ram~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N4
dffeas \RAM1|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~286 .is_wysiwyg = "true";
defparam \RAM1|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N35
dffeas \RAM1|ram~382 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~382 .is_wysiwyg = "true";
defparam \RAM1|ram~382 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N33
cyclonev_lcell_comb \RAM1|ram~685 (
// Equation(s):
// \RAM1|ram~685_combout  = ( \RAM1|ram~382_q  & ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~23_combout ) # (\RAM1|ram~318_q ) ) ) ) # ( !\RAM1|ram~382_q  & ( \ROM1|memROM~2_combout  & ( (\RAM1|ram~318_q  & !\ROM1|memROM~23_combout ) ) ) ) # ( 
// \RAM1|ram~382_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & ((\RAM1|ram~286_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~350_q )) ) ) ) # ( !\RAM1|ram~382_q  & ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~23_combout  & 
// ((\RAM1|ram~286_q ))) # (\ROM1|memROM~23_combout  & (\RAM1|ram~350_q )) ) ) )

	.dataa(!\RAM1|ram~318_q ),
	.datab(!\RAM1|ram~350_q ),
	.datac(!\RAM1|ram~286_q ),
	.datad(!\ROM1|memROM~23_combout ),
	.datae(!\RAM1|ram~382_q ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~685 .extended_lut = "off";
defparam \RAM1|ram~685 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM1|ram~685 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \RAM1|ram~688 (
// Equation(s):
// \RAM1|ram~688_combout  = ( \ROM1|memROM~14_combout  & ( \RAM1|ram~685_combout  & ( (!\ROM1|memROM~21_combout ) # (\RAM1|ram~687_combout ) ) ) ) # ( !\ROM1|memROM~14_combout  & ( \RAM1|ram~685_combout  & ( (!\ROM1|memROM~21_combout  & 
// ((\RAM1|ram~684_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~686_combout )) ) ) ) # ( \ROM1|memROM~14_combout  & ( !\RAM1|ram~685_combout  & ( (\RAM1|ram~687_combout  & \ROM1|memROM~21_combout ) ) ) ) # ( !\ROM1|memROM~14_combout  & ( 
// !\RAM1|ram~685_combout  & ( (!\ROM1|memROM~21_combout  & ((\RAM1|ram~684_combout ))) # (\ROM1|memROM~21_combout  & (\RAM1|ram~686_combout )) ) ) )

	.dataa(!\RAM1|ram~686_combout ),
	.datab(!\RAM1|ram~684_combout ),
	.datac(!\RAM1|ram~687_combout ),
	.datad(!\ROM1|memROM~21_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\RAM1|ram~685_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~688 .extended_lut = "off";
defparam \RAM1|ram~688 .lut_mask = 64'h3355000F3355FF0F;
defparam \RAM1|ram~688 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \RAM1|ram~694 (
// Equation(s):
// \RAM1|ram~694_combout  = ( \RAM1|ram~693_combout  & ( \RAM1|ram~688_combout  & ( ((!\ROM1|memROM~18_combout  & (\RAM1|ram~678_combout )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~683_combout )))) # (\ROM1|memROM~12_combout ) ) ) ) # ( 
// !\RAM1|ram~693_combout  & ( \RAM1|ram~688_combout  & ( (!\ROM1|memROM~18_combout  & (((\RAM1|ram~678_combout )) # (\ROM1|memROM~12_combout ))) # (\ROM1|memROM~18_combout  & (!\ROM1|memROM~12_combout  & ((\RAM1|ram~683_combout )))) ) ) ) # ( 
// \RAM1|ram~693_combout  & ( !\RAM1|ram~688_combout  & ( (!\ROM1|memROM~18_combout  & (!\ROM1|memROM~12_combout  & (\RAM1|ram~678_combout ))) # (\ROM1|memROM~18_combout  & (((\RAM1|ram~683_combout )) # (\ROM1|memROM~12_combout ))) ) ) ) # ( 
// !\RAM1|ram~693_combout  & ( !\RAM1|ram~688_combout  & ( (!\ROM1|memROM~12_combout  & ((!\ROM1|memROM~18_combout  & (\RAM1|ram~678_combout )) # (\ROM1|memROM~18_combout  & ((\RAM1|ram~683_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\RAM1|ram~678_combout ),
	.datad(!\RAM1|ram~683_combout ),
	.datae(!\RAM1|ram~693_combout ),
	.dataf(!\RAM1|ram~688_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~694 .extended_lut = "off";
defparam \RAM1|ram~694 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RAM1|ram~694 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \dadoLido_DadoIN[7]~10 (
// Equation(s):
// \dadoLido_DadoIN[7]~10_combout  = ( \RAM1|ram~694_combout  & ( \RAM1|dado_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|dado_out~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~694_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dadoLido_DadoIN[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dadoLido_DadoIN[7]~10 .extended_lut = "off";
defparam \dadoLido_DadoIN[7]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \dadoLido_DadoIN[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \CPU|ULA1|Add1~29 (
// Equation(s):
// \CPU|ULA1|Add1~29_sumout  = SUM(( (!\CPU|Decodificador|saida[6]~4_combout  & (!\ROM1|memROM~21_combout )) # (\CPU|Decodificador|saida[6]~4_combout  & (((!\dadoLido_DadoIN[7]~9_combout  & !\dadoLido_DadoIN[7]~10_combout )))) ) + ( \CPU|REGA|DOUT [7] ) + ( 
// \CPU|ULA1|Add1~26  ))

	.dataa(!\CPU|Decodificador|saida[6]~4_combout ),
	.datab(!\ROM1|memROM~21_combout ),
	.datac(!\dadoLido_DadoIN[7]~9_combout ),
	.datad(!\dadoLido_DadoIN[7]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(\CPU|ULA1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA1|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|Add1~29 .extended_lut = "off";
defparam \CPU|ULA1|Add1~29 .lut_mask = 64'h0000FF000000D888;
defparam \CPU|ULA1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \CPU|HAB_FLAG|DOUT~0 (
// Equation(s):
// \CPU|HAB_FLAG|DOUT~0_combout  = ( \CPU|ULA1|Add1~29_sumout  & ( \CPU|ULA1|Add1~25_sumout  & ( (!\CPU|HAB_FLAG|DOUT~1_combout  & \CPU|HAB_FLAG|DOUT~2_combout ) ) ) ) # ( !\CPU|ULA1|Add1~29_sumout  & ( \CPU|ULA1|Add1~25_sumout  & ( 
// (!\CPU|HAB_FLAG|DOUT~1_combout  & \CPU|HAB_FLAG|DOUT~2_combout ) ) ) ) # ( \CPU|ULA1|Add1~29_sumout  & ( !\CPU|ULA1|Add1~25_sumout  & ( (!\CPU|HAB_FLAG|DOUT~1_combout  & \CPU|HAB_FLAG|DOUT~2_combout ) ) ) ) # ( !\CPU|ULA1|Add1~29_sumout  & ( 
// !\CPU|ULA1|Add1~25_sumout  & ( (\CPU|HAB_FLAG|DOUT~2_combout  & ((!\CPU|HAB_FLAG|DOUT~1_combout ) # ((!\CPU|ULA1|Add1~21_sumout  & !\CPU|ULA1|Add1~17_sumout )))) ) ) )

	.dataa(!\CPU|ULA1|Add1~21_sumout ),
	.datab(!\CPU|HAB_FLAG|DOUT~1_combout ),
	.datac(!\CPU|ULA1|Add1~17_sumout ),
	.datad(!\CPU|HAB_FLAG|DOUT~2_combout ),
	.datae(!\CPU|ULA1|Add1~29_sumout ),
	.dataf(!\CPU|ULA1|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|HAB_FLAG|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|HAB_FLAG|DOUT~0 .extended_lut = "off";
defparam \CPU|HAB_FLAG|DOUT~0 .lut_mask = 64'h00EC00CC00CC00CC;
defparam \CPU|HAB_FLAG|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \CPU|HAB_FLAG|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|HAB_FLAG|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|HAB_FLAG|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|HAB_FLAG|DOUT .is_wysiwyg = "true";
defparam \CPU|HAB_FLAG|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N15
cyclonev_lcell_comb \CPU|Logica_Desvio|Sel_MUX_PC[0] (
// Equation(s):
// \CPU|Logica_Desvio|Sel_MUX_PC [0] = ( \ROM1|memROM~20_combout  & ( (!\ROM1|memROM~4_combout  & (!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & \ROM1|memROM~19_combout )) ) ) # ( !\ROM1|memROM~20_combout  & ( (\ROM1|memROM~4_combout  & 
// (\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & ((!\ROM1|memROM~19_combout ) # (\CPU|HAB_FLAG|DOUT~q )))) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\CPU|HAB_FLAG|DOUT~q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Logica_Desvio|Sel_MUX_PC[0] .extended_lut = "off";
defparam \CPU|Logica_Desvio|Sel_MUX_PC[0] .lut_mask = 64'h1011101108080808;
defparam \CPU|Logica_Desvio|Sel_MUX_PC[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N49
dffeas \CPU|REG_Retorno|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[6]~7 (
// Equation(s):
// \CPU|MUX2|saida_MUX[6]~7_combout  = ( \CPU|incrementaPC|Add0~29_sumout  & ( (!\CPU|MUX2|Equal2~2_combout ) # ((!\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\CPU|REG_Retorno|DOUT [6]))) # (\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\ROM1|memROM~24_combout ))) ) ) # ( 
// !\CPU|incrementaPC|Add0~29_sumout  & ( (\CPU|MUX2|Equal2~2_combout  & ((!\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\CPU|REG_Retorno|DOUT [6]))) # (\CPU|Logica_Desvio|Sel_MUX_PC [0] & (\ROM1|memROM~24_combout )))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\ROM1|memROM~24_combout ),
	.datad(!\CPU|REG_Retorno|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|incrementaPC|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[6]~7 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[6]~7 .lut_mask = 64'h01450145ABEFABEF;
defparam \CPU|MUX2|saida_MUX[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \CPU|MUX2|Equal2~0 (
// Equation(s):
// \CPU|MUX2|Equal2~0_combout  = (!\CPU|PC|DOUT[6]~DUPLICATE_q  & !\CPU|PC|DOUT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|Equal2~0 .extended_lut = "off";
defparam \CPU|MUX2|Equal2~0 .lut_mask = 64'hF000F000F000F000;
defparam \CPU|MUX2|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \CPU|Logica_Desvio|Sel_MUX_PC~0 (
// Equation(s):
// \CPU|Logica_Desvio|Sel_MUX_PC~0_combout  = ( \ROM1|memROM~5_combout  & ( (!\CPU|PC|DOUT [8] & \CPU|MUX2|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\CPU|MUX2|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Logica_Desvio|Sel_MUX_PC~0 .extended_lut = "off";
defparam \CPU|Logica_Desvio|Sel_MUX_PC~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \CPU|Logica_Desvio|Sel_MUX_PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \CPU|Decodificador|saida~5 (
// Equation(s):
// \CPU|Decodificador|saida~5_combout  = ( !\ROM1|memROM~4_combout  & ( (!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & (\ROM1|memROM~20_combout  & \ROM1|memROM~19_combout )) ) )

	.dataa(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~20_combout ),
	.datad(!\ROM1|memROM~19_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|saida~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|saida~5 .extended_lut = "off";
defparam \CPU|Decodificador|saida~5 .lut_mask = 64'h000A000A00000000;
defparam \CPU|Decodificador|saida~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N32
dffeas \CPU|REG_Retorno|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[0]~1 (
// Equation(s):
// \CPU|MUX2|saida_MUX[0]~1_combout  = ( \ROM1|memROM~14_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~5_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (((\CPU|Logica_Desvio|Sel_MUX_PC [0])) # (\CPU|REG_Retorno|DOUT [0]))) ) ) # ( 
// !\ROM1|memROM~14_combout  & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~5_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (\CPU|REG_Retorno|DOUT [0] & ((!\CPU|Logica_Desvio|Sel_MUX_PC [0])))) ) )

	.dataa(!\CPU|REG_Retorno|DOUT [0]),
	.datab(!\CPU|incrementaPC|Add0~5_sumout ),
	.datac(!\CPU|MUX2|Equal2~2_combout ),
	.datad(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[0]~1 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[0]~1 .lut_mask = 64'h35303530353F353F;
defparam \CPU|MUX2|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \ROM1|memROM~26 (
// Equation(s):
// \ROM1|memROM~26_combout  = ( \ROM1|memROM~7_combout  & ( (!\CPU|PC|DOUT [0] & \ROM1|memROM~1_combout ) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~26 .extended_lut = "off";
defparam \ROM1|memROM~26 .lut_mask = 64'h000000000A0A0A0A;
defparam \ROM1|memROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N9
cyclonev_lcell_comb \CPU|MUX2|Equal2~1 (
// Equation(s):
// \CPU|MUX2|Equal2~1_combout  = ( \CPU|MUX2|Equal2~0_combout  & ( \ROM1|memROM~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|MUX2|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|Equal2~1 .extended_lut = "off";
defparam \CPU|MUX2|Equal2~1 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU|MUX2|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \CPU|MUX2|Equal2~2 (
// Equation(s):
// \CPU|MUX2|Equal2~2_combout  = ( \ROM1|memROM~19_combout  & ( \ROM1|memROM~4_combout  & ( (!\ROM1|memROM~26_combout  & (\CPU|HAB_FLAG|DOUT~q  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \CPU|MUX2|Equal2~1_combout ))) ) ) ) # ( !\ROM1|memROM~19_combout  & ( 
// \ROM1|memROM~4_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\ROM1|memROM~26_combout  $ (!\CPU|MUX2|Equal2~1_combout ))) ) ) ) # ( \ROM1|memROM~19_combout  & ( !\ROM1|memROM~4_combout  & ( (\ROM1|memROM~26_combout  & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & 
// !\CPU|MUX2|Equal2~1_combout )) ) ) )

	.dataa(!\ROM1|memROM~26_combout ),
	.datab(!\CPU|HAB_FLAG|DOUT~q ),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\CPU|MUX2|Equal2~1_combout ),
	.datae(!\ROM1|memROM~19_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|Equal2~2 .extended_lut = "off";
defparam \CPU|MUX2|Equal2~2 .lut_mask = 64'h0000500050A00020;
defparam \CPU|MUX2|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~34  ))

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N56
dffeas \CPU|REG_Retorno|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Decodificador|saida~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REG_Retorno|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REG_Retorno|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|REG_Retorno|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \CPU|MUX2|saida_MUX[8]~0 (
// Equation(s):
// \CPU|MUX2|saida_MUX[8]~0_combout  = ( \CPU|REG_Retorno|DOUT [8] & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~1_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & ((!\CPU|Logica_Desvio|Sel_MUX_PC [0]) # ((\ROM1|memROM~25_combout )))) ) ) # ( 
// !\CPU|REG_Retorno|DOUT [8] & ( (!\CPU|MUX2|Equal2~2_combout  & (((\CPU|incrementaPC|Add0~1_sumout )))) # (\CPU|MUX2|Equal2~2_combout  & (\CPU|Logica_Desvio|Sel_MUX_PC [0] & ((\ROM1|memROM~25_combout )))) ) )

	.dataa(!\CPU|MUX2|Equal2~2_combout ),
	.datab(!\CPU|Logica_Desvio|Sel_MUX_PC [0]),
	.datac(!\CPU|incrementaPC|Add0~1_sumout ),
	.datad(!\ROM1|memROM~25_combout ),
	.datae(gnd),
	.dataf(!\CPU|REG_Retorno|DOUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX2|saida_MUX[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX2|saida_MUX[8]~0 .extended_lut = "off";
defparam \CPU|MUX2|saida_MUX[8]~0 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \CPU|MUX2|saida_MUX[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|MUX2|saida_MUX[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( \ROM1|memROM~3_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM1|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h0000000000F000F0;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \CPU|Decodificador|Equal6~0 (
// Equation(s):
// \CPU|Decodificador|Equal6~0_combout  = ( \CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & ( (!\ROM1|memROM~4_combout  & (!\ROM1|memROM~19_combout  & !\ROM1|memROM~20_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~4_combout ),
	.datac(!\ROM1|memROM~19_combout ),
	.datad(!\ROM1|memROM~20_combout ),
	.datae(gnd),
	.dataf(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Decodificador|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Decodificador|Equal6~0 .extended_lut = "off";
defparam \CPU|Decodificador|Equal6~0 .lut_mask = 64'h00000000C000C000;
defparam \CPU|Decodificador|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \CPU|ULA1|saida[0]~0 (
// Equation(s):
// \CPU|ULA1|saida[0]~0_combout  = ( \CPU|ULA1|Add1~1_sumout  & ( (!\CPU|Decodificador|saida[4]~1_combout ) # ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[0]~1_combout ))) # (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~14_combout ))) 
// ) ) # ( !\CPU|ULA1|Add1~1_sumout  & ( (\CPU|Decodificador|saida[4]~1_combout  & ((!\CPU|Decodificador|Equal6~0_combout  & ((\dadoLido_DadoIN[0]~1_combout ))) # (\CPU|Decodificador|Equal6~0_combout  & (\ROM1|memROM~14_combout )))) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\dadoLido_DadoIN[0]~1_combout ),
	.datac(!\CPU|Decodificador|saida[4]~1_combout ),
	.datad(!\CPU|Decodificador|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ULA1|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA1|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA1|saida[0]~0 .lut_mask = 64'h03050305F3F5F3F5;
defparam \CPU|ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \CPU|REGA|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA1|Add0~1_sumout ),
	.asdata(\CPU|ULA1|saida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Decodificador|saida[3]~2_combout ),
	.ena(\CPU|Decodificador|saida[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \ROM1|memROM~11_combout  & ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~8_combout  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT [8]))) ) ) ) # ( !\ROM1|memROM~11_combout  & ( \ROM1|memROM~9_combout  & ( 
// (!\ROM1|memROM~10_combout  & (\ROM1|memROM~8_combout  & !\CPU|PC|DOUT [8])) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(!\ROM1|memROM~11_combout ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0000000022000200;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( !\ROM1|memROM~2_combout  & ( (!\ROM1|memROM~4_combout  & (\comb~0_combout  & (\CPU|Logica_Desvio|Sel_MUX_PC~0_combout  & \CPU|Decodificador|Equal9~0_combout ))) ) )

	.dataa(!\ROM1|memROM~4_combout ),
	.datab(!\comb~0_combout ),
	.datac(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datad(!\CPU|Decodificador|Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h0002000200000000;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( \comb~1_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~18_combout  & !\ROM1|memROM~12_combout )) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h0000000080808080;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \Reg|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[0] .is_wysiwyg = "true";
defparam \Reg|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N44
dffeas \Reg|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[1] .is_wysiwyg = "true";
defparam \Reg|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \Reg|DOUT[2]~feeder (
// Equation(s):
// \Reg|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg|DOUT[2]~feeder .extended_lut = "off";
defparam \Reg|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \Reg|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[2] .is_wysiwyg = "true";
defparam \Reg|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \Reg|DOUT[3]~feeder (
// Equation(s):
// \Reg|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg|DOUT[3]~feeder .extended_lut = "off";
defparam \Reg|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N37
dffeas \Reg|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[3] .is_wysiwyg = "true";
defparam \Reg|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \Reg|DOUT[4]~feeder (
// Equation(s):
// \Reg|DOUT[4]~feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg|DOUT[4]~feeder .extended_lut = "off";
defparam \Reg|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N40
dffeas \Reg|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg|DOUT[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[4] .is_wysiwyg = "true";
defparam \Reg|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N38
dffeas \Reg|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[5] .is_wysiwyg = "true";
defparam \Reg|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N41
dffeas \Reg|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[6] .is_wysiwyg = "true";
defparam \Reg|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \Reg|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg|DOUT[7] .is_wysiwyg = "true";
defparam \Reg|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \FF2|DOUT~0 (
// Equation(s):
// \FF2|DOUT~0_combout  = ( \FF2|DOUT~q  & ( \ROM1|memROM~18_combout  ) ) # ( \FF2|DOUT~q  & ( !\ROM1|memROM~18_combout  & ( ((!\ROM1|memROM~14_combout ) # ((!\comb~1_combout ) # (\ROM1|memROM~12_combout ))) # (\CPU|REGA|DOUT [0]) ) ) ) # ( !\FF2|DOUT~q  & ( 
// !\ROM1|memROM~18_combout  & ( (\CPU|REGA|DOUT [0] & (\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & \comb~1_combout ))) ) ) )

	.dataa(!\CPU|REGA|DOUT [0]),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\comb~1_combout ),
	.datae(!\FF2|DOUT~q ),
	.dataf(!\ROM1|memROM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF2|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF2|DOUT~0 .extended_lut = "off";
defparam \FF2|DOUT~0 .lut_mask = 64'h0010FFDF0000FFFF;
defparam \FF2|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N13
dffeas \FF2|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\FF2|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF2|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF2|DOUT .is_wysiwyg = "true";
defparam \FF2|DOUT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \FF1|DOUT~0 (
// Equation(s):
// \FF1|DOUT~0_combout  = ( \CPU|REGA|DOUT [0] & ( \comb~1_combout  & ( ((!\ROM1|memROM~14_combout  & (!\ROM1|memROM~12_combout  & \ROM1|memROM~18_combout ))) # (\FF1|DOUT~q ) ) ) ) # ( !\CPU|REGA|DOUT [0] & ( \comb~1_combout  & ( (\FF1|DOUT~q  & 
// (((!\ROM1|memROM~18_combout ) # (\ROM1|memROM~12_combout )) # (\ROM1|memROM~14_combout ))) ) ) ) # ( \CPU|REGA|DOUT [0] & ( !\comb~1_combout  & ( \FF1|DOUT~q  ) ) ) # ( !\CPU|REGA|DOUT [0] & ( !\comb~1_combout  & ( \FF1|DOUT~q  ) ) )

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\ROM1|memROM~12_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\FF1|DOUT~q ),
	.datae(!\CPU|REGA|DOUT [0]),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FF1|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FF1|DOUT~0 .extended_lut = "off";
defparam \FF1|DOUT~0 .lut_mask = 64'h00FF00FF00F708FF;
defparam \FF1|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N55
dffeas \FF1|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FF1|DOUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FF1|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FF1|DOUT .is_wysiwyg = "true";
defparam \FF1|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \comb~1_combout  & ( (!\ROM1|memROM~14_combout  & (!\ROM1|memROM~18_combout  & \ROM1|memROM~12_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~14_combout ),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(!\ROM1|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h0000000000C000C0;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N38
dffeas \Reg1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg1|DOUT[0] .is_wysiwyg = "true";
defparam \Reg1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N11
dffeas \Reg1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg1|DOUT[3] .is_wysiwyg = "true";
defparam \Reg1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N41
dffeas \Reg1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg1|DOUT[2] .is_wysiwyg = "true";
defparam \Reg1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N50
dffeas \Reg1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg1|DOUT[1] .is_wysiwyg = "true";
defparam \Reg1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \display_0|rascSaida7seg[0]~0 (
// Equation(s):
// \display_0|rascSaida7seg[0]~0_combout  = ( \Reg1|DOUT [1] & ( (\Reg1|DOUT [0] & (\Reg1|DOUT [3] & !\Reg1|DOUT [2])) ) ) # ( !\Reg1|DOUT [1] & ( (!\Reg1|DOUT [0] & (!\Reg1|DOUT [3] & \Reg1|DOUT [2])) # (\Reg1|DOUT [0] & (!\Reg1|DOUT [3] $ (\Reg1|DOUT 
// [2]))) ) )

	.dataa(!\Reg1|DOUT [0]),
	.datab(!\Reg1|DOUT [3]),
	.datac(!\Reg1|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display_0|rascSaida7seg[0]~0 .lut_mask = 64'h4949494910101010;
defparam \display_0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \display_0|rascSaida7seg[1]~1 (
// Equation(s):
// \display_0|rascSaida7seg[1]~1_combout  = ( \Reg1|DOUT [2] & ( (!\Reg1|DOUT [3] & (!\Reg1|DOUT [1] $ (!\Reg1|DOUT [0]))) # (\Reg1|DOUT [3] & ((!\Reg1|DOUT [0]) # (\Reg1|DOUT [1]))) ) ) # ( !\Reg1|DOUT [2] & ( (\Reg1|DOUT [3] & (\Reg1|DOUT [1] & \Reg1|DOUT 
// [0])) ) )

	.dataa(gnd),
	.datab(!\Reg1|DOUT [3]),
	.datac(!\Reg1|DOUT [1]),
	.datad(!\Reg1|DOUT [0]),
	.datae(gnd),
	.dataf(!\Reg1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display_0|rascSaida7seg[1]~1 .lut_mask = 64'h000300033FC33FC3;
defparam \display_0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \display_0|rascSaida7seg[2]~2 (
// Equation(s):
// \display_0|rascSaida7seg[2]~2_combout  = (!\Reg1|DOUT [3] & (\Reg1|DOUT [1] & (!\Reg1|DOUT [2] & !\Reg1|DOUT [0]))) # (\Reg1|DOUT [3] & (\Reg1|DOUT [2] & ((!\Reg1|DOUT [0]) # (\Reg1|DOUT [1]))))

	.dataa(!\Reg1|DOUT [1]),
	.datab(!\Reg1|DOUT [3]),
	.datac(!\Reg1|DOUT [2]),
	.datad(!\Reg1|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display_0|rascSaida7seg[2]~2 .lut_mask = 64'h4301430143014301;
defparam \display_0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \display_0|rascSaida7seg[3]~3 (
// Equation(s):
// \display_0|rascSaida7seg[3]~3_combout  = ( \Reg1|DOUT [0] & ( (!\Reg1|DOUT [2] & (!\Reg1|DOUT [1] & !\Reg1|DOUT [3])) # (\Reg1|DOUT [2] & (\Reg1|DOUT [1])) ) ) # ( !\Reg1|DOUT [0] & ( (!\Reg1|DOUT [2] & (\Reg1|DOUT [1] & \Reg1|DOUT [3])) # (\Reg1|DOUT [2] 
// & (!\Reg1|DOUT [1] & !\Reg1|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\Reg1|DOUT [2]),
	.datac(!\Reg1|DOUT [1]),
	.datad(!\Reg1|DOUT [3]),
	.datae(!\Reg1|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display_0|rascSaida7seg[3]~3 .lut_mask = 64'h300CC303300CC303;
defparam \display_0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \display_0|rascSaida7seg[4]~4 (
// Equation(s):
// \display_0|rascSaida7seg[4]~4_combout  = ( \Reg1|DOUT [1] & ( (\Reg1|DOUT [0] & !\Reg1|DOUT [3]) ) ) # ( !\Reg1|DOUT [1] & ( (!\Reg1|DOUT [2] & (\Reg1|DOUT [0])) # (\Reg1|DOUT [2] & ((!\Reg1|DOUT [3]))) ) )

	.dataa(!\Reg1|DOUT [0]),
	.datab(gnd),
	.datac(!\Reg1|DOUT [2]),
	.datad(!\Reg1|DOUT [3]),
	.datae(gnd),
	.dataf(!\Reg1|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display_0|rascSaida7seg[4]~4 .lut_mask = 64'h5F505F5055005500;
defparam \display_0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \display_0|rascSaida7seg[5]~5 (
// Equation(s):
// \display_0|rascSaida7seg[5]~5_combout  = ( \Reg1|DOUT [2] & ( (\Reg1|DOUT [0] & (!\Reg1|DOUT [3] $ (!\Reg1|DOUT [1]))) ) ) # ( !\Reg1|DOUT [2] & ( (!\Reg1|DOUT [3] & ((\Reg1|DOUT [1]) # (\Reg1|DOUT [0]))) ) )

	.dataa(!\Reg1|DOUT [0]),
	.datab(!\Reg1|DOUT [3]),
	.datac(gnd),
	.datad(!\Reg1|DOUT [1]),
	.datae(gnd),
	.dataf(!\Reg1|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display_0|rascSaida7seg[5]~5 .lut_mask = 64'h44CC44CC11441144;
defparam \display_0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \display_0|rascSaida7seg[6]~6 (
// Equation(s):
// \display_0|rascSaida7seg[6]~6_combout  = ( \Reg1|DOUT [2] & ( (!\Reg1|DOUT [0] & (\Reg1|DOUT [3] & !\Reg1|DOUT [1])) # (\Reg1|DOUT [0] & (!\Reg1|DOUT [3] & \Reg1|DOUT [1])) ) ) # ( !\Reg1|DOUT [2] & ( (!\Reg1|DOUT [3] & !\Reg1|DOUT [1]) ) )

	.dataa(!\Reg1|DOUT [0]),
	.datab(gnd),
	.datac(!\Reg1|DOUT [3]),
	.datad(!\Reg1|DOUT [1]),
	.datae(!\Reg1|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display_0|rascSaida7seg[6]~6 .lut_mask = 64'hF0000A50F0000A50;
defparam \display_0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \ROM1|memROM~14_combout  & ( \comb~1_combout  & ( (\ROM1|memROM~12_combout  & !\ROM1|memROM~18_combout ) ) ) )

	.dataa(!\ROM1|memROM~12_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~18_combout ),
	.datad(gnd),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h0000000000005050;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N35
dffeas \Reg2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg2|DOUT[1] .is_wysiwyg = "true";
defparam \Reg2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \Reg2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg2|DOUT[0] .is_wysiwyg = "true";
defparam \Reg2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N56
dffeas \Reg2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg2|DOUT[2] .is_wysiwyg = "true";
defparam \Reg2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N26
dffeas \Reg2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg2|DOUT[3] .is_wysiwyg = "true";
defparam \Reg2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N57
cyclonev_lcell_comb \display_1|rascSaida7seg[0]~0 (
// Equation(s):
// \display_1|rascSaida7seg[0]~0_combout  = ( \Reg2|DOUT [3] & ( (\Reg2|DOUT [0] & (!\Reg2|DOUT [1] $ (!\Reg2|DOUT [2]))) ) ) # ( !\Reg2|DOUT [3] & ( (!\Reg2|DOUT [1] & (!\Reg2|DOUT [0] $ (!\Reg2|DOUT [2]))) ) )

	.dataa(!\Reg2|DOUT [1]),
	.datab(!\Reg2|DOUT [0]),
	.datac(gnd),
	.datad(!\Reg2|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg2|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display_1|rascSaida7seg[0]~0 .lut_mask = 64'h2288228811221122;
defparam \display_1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \display_1|rascSaida7seg[1]~1 (
// Equation(s):
// \display_1|rascSaida7seg[1]~1_combout  = ( \Reg2|DOUT [3] & ( (!\Reg2|DOUT [0] & ((\Reg2|DOUT [2]))) # (\Reg2|DOUT [0] & (\Reg2|DOUT [1])) ) ) # ( !\Reg2|DOUT [3] & ( (\Reg2|DOUT [2] & (!\Reg2|DOUT [1] $ (!\Reg2|DOUT [0]))) ) )

	.dataa(!\Reg2|DOUT [1]),
	.datab(!\Reg2|DOUT [0]),
	.datac(gnd),
	.datad(!\Reg2|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg2|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display_1|rascSaida7seg[1]~1 .lut_mask = 64'h0066006611DD11DD;
defparam \display_1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \display_1|rascSaida7seg[2]~2 (
// Equation(s):
// \display_1|rascSaida7seg[2]~2_combout  = ( \Reg2|DOUT [1] & ( (!\Reg2|DOUT [3] & (!\Reg2|DOUT [0] & !\Reg2|DOUT [2])) # (\Reg2|DOUT [3] & ((\Reg2|DOUT [2]))) ) ) # ( !\Reg2|DOUT [1] & ( (!\Reg2|DOUT [0] & (\Reg2|DOUT [3] & \Reg2|DOUT [2])) ) )

	.dataa(gnd),
	.datab(!\Reg2|DOUT [0]),
	.datac(!\Reg2|DOUT [3]),
	.datad(!\Reg2|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display_1|rascSaida7seg[2]~2 .lut_mask = 64'h000C000CC00FC00F;
defparam \display_1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \display_1|rascSaida7seg[3]~3 (
// Equation(s):
// \display_1|rascSaida7seg[3]~3_combout  = ( \Reg2|DOUT [1] & ( (!\Reg2|DOUT [2] & (\Reg2|DOUT [3] & !\Reg2|DOUT [0])) # (\Reg2|DOUT [2] & ((\Reg2|DOUT [0]))) ) ) # ( !\Reg2|DOUT [1] & ( (!\Reg2|DOUT [3] & (!\Reg2|DOUT [2] $ (!\Reg2|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\Reg2|DOUT [2]),
	.datac(!\Reg2|DOUT [3]),
	.datad(!\Reg2|DOUT [0]),
	.datae(gnd),
	.dataf(!\Reg2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display_1|rascSaida7seg[3]~3 .lut_mask = 64'h30C030C00C330C33;
defparam \display_1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \display_1|rascSaida7seg[4]~4 (
// Equation(s):
// \display_1|rascSaida7seg[4]~4_combout  = (!\Reg2|DOUT [1] & ((!\Reg2|DOUT [2] & (\Reg2|DOUT [0])) # (\Reg2|DOUT [2] & ((!\Reg2|DOUT [3]))))) # (\Reg2|DOUT [1] & (\Reg2|DOUT [0] & ((!\Reg2|DOUT [3]))))

	.dataa(!\Reg2|DOUT [1]),
	.datab(!\Reg2|DOUT [0]),
	.datac(!\Reg2|DOUT [2]),
	.datad(!\Reg2|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display_1|rascSaida7seg[4]~4 .lut_mask = 64'h3B203B203B203B20;
defparam \display_1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \display_1|rascSaida7seg[5]~5 (
// Equation(s):
// \display_1|rascSaida7seg[5]~5_combout  = (!\Reg2|DOUT [2] & (!\Reg2|DOUT [3] & ((\Reg2|DOUT [1]) # (\Reg2|DOUT [0])))) # (\Reg2|DOUT [2] & (\Reg2|DOUT [0] & (!\Reg2|DOUT [3] $ (!\Reg2|DOUT [1]))))

	.dataa(!\Reg2|DOUT [3]),
	.datab(!\Reg2|DOUT [2]),
	.datac(!\Reg2|DOUT [0]),
	.datad(!\Reg2|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display_1|rascSaida7seg[5]~5 .lut_mask = 64'h098A098A098A098A;
defparam \display_1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \display_1|rascSaida7seg[6]~6 (
// Equation(s):
// \display_1|rascSaida7seg[6]~6_combout  = ( \Reg2|DOUT [3] & ( (!\Reg2|DOUT [1] & (!\Reg2|DOUT [0] & \Reg2|DOUT [2])) ) ) # ( !\Reg2|DOUT [3] & ( (!\Reg2|DOUT [1] & ((!\Reg2|DOUT [2]))) # (\Reg2|DOUT [1] & (\Reg2|DOUT [0] & \Reg2|DOUT [2])) ) )

	.dataa(!\Reg2|DOUT [1]),
	.datab(!\Reg2|DOUT [0]),
	.datac(gnd),
	.datad(!\Reg2|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg2|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display_1|rascSaida7seg[6]~6 .lut_mask = 64'hAA11AA1100880088;
defparam \display_1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N54
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ( \comb~1_combout  & ( (\ROM1|memROM~18_combout  & (\ROM1|memROM~12_combout  & !\ROM1|memROM~14_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~18_combout ),
	.datac(!\ROM1|memROM~12_combout ),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0000000003000300;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \Reg3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg3|DOUT[1] .is_wysiwyg = "true";
defparam \Reg3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N42
cyclonev_lcell_comb \Reg3|DOUT[3]~feeder (
// Equation(s):
// \Reg3|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg3|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg3|DOUT[3]~feeder .extended_lut = "off";
defparam \Reg3|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg3|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \Reg3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg3|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg3|DOUT[3] .is_wysiwyg = "true";
defparam \Reg3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N45
cyclonev_lcell_comb \Reg3|DOUT[2]~feeder (
// Equation(s):
// \Reg3|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg3|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg3|DOUT[2]~feeder .extended_lut = "off";
defparam \Reg3|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg3|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N47
dffeas \Reg3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg3|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg3|DOUT[2] .is_wysiwyg = "true";
defparam \Reg3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N26
dffeas \Reg3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg3|DOUT[0] .is_wysiwyg = "true";
defparam \Reg3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N9
cyclonev_lcell_comb \display_2|rascSaida7seg[0]~0 (
// Equation(s):
// \display_2|rascSaida7seg[0]~0_combout  = ( \Reg3|DOUT [0] & ( (!\Reg3|DOUT [1] & (!\Reg3|DOUT [3] $ (\Reg3|DOUT [2]))) # (\Reg3|DOUT [1] & (\Reg3|DOUT [3] & !\Reg3|DOUT [2])) ) ) # ( !\Reg3|DOUT [0] & ( (!\Reg3|DOUT [1] & (!\Reg3|DOUT [3] & \Reg3|DOUT 
// [2])) ) )

	.dataa(!\Reg3|DOUT [1]),
	.datab(gnd),
	.datac(!\Reg3|DOUT [3]),
	.datad(!\Reg3|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display_2|rascSaida7seg[0]~0 .lut_mask = 64'h00A000A0A50AA50A;
defparam \display_2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N0
cyclonev_lcell_comb \display_2|rascSaida7seg[1]~1 (
// Equation(s):
// \display_2|rascSaida7seg[1]~1_combout  = ( \Reg3|DOUT [1] & ( (!\Reg3|DOUT [0] & ((\Reg3|DOUT [2]))) # (\Reg3|DOUT [0] & (\Reg3|DOUT [3])) ) ) # ( !\Reg3|DOUT [1] & ( (\Reg3|DOUT [2] & (!\Reg3|DOUT [3] $ (!\Reg3|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\Reg3|DOUT [3]),
	.datac(!\Reg3|DOUT [0]),
	.datad(!\Reg3|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display_2|rascSaida7seg[1]~1 .lut_mask = 64'h003C003C03F303F3;
defparam \display_2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N3
cyclonev_lcell_comb \display_2|rascSaida7seg[2]~2 (
// Equation(s):
// \display_2|rascSaida7seg[2]~2_combout  = ( \Reg3|DOUT [1] & ( (!\Reg3|DOUT [3] & (!\Reg3|DOUT [0] & !\Reg3|DOUT [2])) # (\Reg3|DOUT [3] & ((\Reg3|DOUT [2]))) ) ) # ( !\Reg3|DOUT [1] & ( (!\Reg3|DOUT [0] & (\Reg3|DOUT [3] & \Reg3|DOUT [2])) ) )

	.dataa(!\Reg3|DOUT [0]),
	.datab(!\Reg3|DOUT [3]),
	.datac(!\Reg3|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg3|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display_2|rascSaida7seg[2]~2 .lut_mask = 64'h0202020283838383;
defparam \display_2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N57
cyclonev_lcell_comb \display_2|rascSaida7seg[3]~3 (
// Equation(s):
// \display_2|rascSaida7seg[3]~3_combout  = ( \Reg3|DOUT [0] & ( (!\Reg3|DOUT [1] & (!\Reg3|DOUT [3] & !\Reg3|DOUT [2])) # (\Reg3|DOUT [1] & ((\Reg3|DOUT [2]))) ) ) # ( !\Reg3|DOUT [0] & ( (!\Reg3|DOUT [1] & (!\Reg3|DOUT [3] & \Reg3|DOUT [2])) # (\Reg3|DOUT 
// [1] & (\Reg3|DOUT [3] & !\Reg3|DOUT [2])) ) )

	.dataa(!\Reg3|DOUT [1]),
	.datab(gnd),
	.datac(!\Reg3|DOUT [3]),
	.datad(!\Reg3|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg3|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display_2|rascSaida7seg[3]~3 .lut_mask = 64'h05A005A0A055A055;
defparam \display_2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N48
cyclonev_lcell_comb \display_2|rascSaida7seg[4]~4 (
// Equation(s):
// \display_2|rascSaida7seg[4]~4_combout  = ( !\Reg3|DOUT [2] & ( \Reg3|DOUT [3] & ( (\Reg3|DOUT [0] & !\Reg3|DOUT [1]) ) ) ) # ( \Reg3|DOUT [2] & ( !\Reg3|DOUT [3] & ( (!\Reg3|DOUT [1]) # (\Reg3|DOUT [0]) ) ) ) # ( !\Reg3|DOUT [2] & ( !\Reg3|DOUT [3] & ( 
// \Reg3|DOUT [0] ) ) )

	.dataa(!\Reg3|DOUT [0]),
	.datab(gnd),
	.datac(!\Reg3|DOUT [1]),
	.datad(gnd),
	.datae(!\Reg3|DOUT [2]),
	.dataf(!\Reg3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display_2|rascSaida7seg[4]~4 .lut_mask = 64'h5555F5F550500000;
defparam \display_2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N27
cyclonev_lcell_comb \display_2|rascSaida7seg[5]~5 (
// Equation(s):
// \display_2|rascSaida7seg[5]~5_combout  = ( \Reg3|DOUT [2] & ( (\Reg3|DOUT [0] & (!\Reg3|DOUT [1] $ (!\Reg3|DOUT [3]))) ) ) # ( !\Reg3|DOUT [2] & ( (!\Reg3|DOUT [3] & ((\Reg3|DOUT [0]) # (\Reg3|DOUT [1]))) ) )

	.dataa(!\Reg3|DOUT [1]),
	.datab(gnd),
	.datac(!\Reg3|DOUT [3]),
	.datad(!\Reg3|DOUT [0]),
	.datae(!\Reg3|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display_2|rascSaida7seg[5]~5 .lut_mask = 64'h50F0005A50F0005A;
defparam \display_2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N36
cyclonev_lcell_comb \display_2|rascSaida7seg[6]~6 (
// Equation(s):
// \display_2|rascSaida7seg[6]~6_combout  = ( \Reg3|DOUT [3] & ( (!\Reg3|DOUT [0] & (!\Reg3|DOUT [1] & \Reg3|DOUT [2])) ) ) # ( !\Reg3|DOUT [3] & ( (!\Reg3|DOUT [1] & ((!\Reg3|DOUT [2]))) # (\Reg3|DOUT [1] & (\Reg3|DOUT [0] & \Reg3|DOUT [2])) ) )

	.dataa(!\Reg3|DOUT [0]),
	.datab(gnd),
	.datac(!\Reg3|DOUT [1]),
	.datad(!\Reg3|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg3|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display_2|rascSaida7seg[6]~6 .lut_mask = 64'hF005F00500A000A0;
defparam \display_2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N30
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( \ROM1|memROM~14_combout  & ( (\comb~1_combout  & \ROM1|memROM~18_combout ) ) )

	.dataa(gnd),
	.datab(!\comb~1_combout ),
	.datac(gnd),
	.datad(!\ROM1|memROM~18_combout ),
	.datae(!\ROM1|memROM~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h0000003300000033;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \Reg4|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg4|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg4|DOUT[2] .is_wysiwyg = "true";
defparam \Reg4|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \Reg4|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg4|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg4|DOUT[1] .is_wysiwyg = "true";
defparam \Reg4|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N34
dffeas \Reg4|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg4|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg4|DOUT[0] .is_wysiwyg = "true";
defparam \Reg4|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N32
dffeas \Reg4|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg4|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg4|DOUT[3] .is_wysiwyg = "true";
defparam \Reg4|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N39
cyclonev_lcell_comb \display_3|rascSaida7seg[0]~0 (
// Equation(s):
// \display_3|rascSaida7seg[0]~0_combout  = ( \Reg4|DOUT [3] & ( (\Reg4|DOUT [0] & (!\Reg4|DOUT [2] $ (!\Reg4|DOUT [1]))) ) ) # ( !\Reg4|DOUT [3] & ( (!\Reg4|DOUT [1] & (!\Reg4|DOUT [2] $ (!\Reg4|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\Reg4|DOUT [2]),
	.datac(!\Reg4|DOUT [1]),
	.datad(!\Reg4|DOUT [0]),
	.datae(gnd),
	.dataf(!\Reg4|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display_3|rascSaida7seg[0]~0 .lut_mask = 64'h30C030C0003C003C;
defparam \display_3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N18
cyclonev_lcell_comb \display_3|rascSaida7seg[1]~1 (
// Equation(s):
// \display_3|rascSaida7seg[1]~1_combout  = ( \Reg4|DOUT [1] & ( (!\Reg4|DOUT [0] & ((\Reg4|DOUT [2]))) # (\Reg4|DOUT [0] & (\Reg4|DOUT [3])) ) ) # ( !\Reg4|DOUT [1] & ( (\Reg4|DOUT [2] & (!\Reg4|DOUT [3] $ (!\Reg4|DOUT [0]))) ) )

	.dataa(!\Reg4|DOUT [3]),
	.datab(!\Reg4|DOUT [2]),
	.datac(gnd),
	.datad(!\Reg4|DOUT [0]),
	.datae(gnd),
	.dataf(!\Reg4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display_3|rascSaida7seg[1]~1 .lut_mask = 64'h1122112233553355;
defparam \display_3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \display_3|rascSaida7seg[2]~2 (
// Equation(s):
// \display_3|rascSaida7seg[2]~2_combout  = ( \Reg4|DOUT [0] & ( \Reg4|DOUT [3] & ( (\Reg4|DOUT [1] & \Reg4|DOUT [2]) ) ) ) # ( !\Reg4|DOUT [0] & ( \Reg4|DOUT [3] & ( \Reg4|DOUT [2] ) ) ) # ( !\Reg4|DOUT [0] & ( !\Reg4|DOUT [3] & ( (\Reg4|DOUT [1] & 
// !\Reg4|DOUT [2]) ) ) )

	.dataa(!\Reg4|DOUT [1]),
	.datab(gnd),
	.datac(!\Reg4|DOUT [2]),
	.datad(gnd),
	.datae(!\Reg4|DOUT [0]),
	.dataf(!\Reg4|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display_3|rascSaida7seg[2]~2 .lut_mask = 64'h505000000F0F0505;
defparam \display_3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N6
cyclonev_lcell_comb \display_3|rascSaida7seg[3]~3 (
// Equation(s):
// \display_3|rascSaida7seg[3]~3_combout  = ( \Reg4|DOUT [2] & ( (!\Reg4|DOUT [1] & (!\Reg4|DOUT [3] & !\Reg4|DOUT [0])) # (\Reg4|DOUT [1] & ((\Reg4|DOUT [0]))) ) ) # ( !\Reg4|DOUT [2] & ( (!\Reg4|DOUT [1] & (!\Reg4|DOUT [3] & \Reg4|DOUT [0])) # (\Reg4|DOUT 
// [1] & (\Reg4|DOUT [3] & !\Reg4|DOUT [0])) ) )

	.dataa(gnd),
	.datab(!\Reg4|DOUT [1]),
	.datac(!\Reg4|DOUT [3]),
	.datad(!\Reg4|DOUT [0]),
	.datae(gnd),
	.dataf(!\Reg4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display_3|rascSaida7seg[3]~3 .lut_mask = 64'h03C003C0C033C033;
defparam \display_3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N21
cyclonev_lcell_comb \display_3|rascSaida7seg[4]~4 (
// Equation(s):
// \display_3|rascSaida7seg[4]~4_combout  = ( \Reg4|DOUT [2] & ( (!\Reg4|DOUT [3] & ((!\Reg4|DOUT [1]) # (\Reg4|DOUT [0]))) ) ) # ( !\Reg4|DOUT [2] & ( (\Reg4|DOUT [0] & ((!\Reg4|DOUT [3]) # (!\Reg4|DOUT [1]))) ) )

	.dataa(!\Reg4|DOUT [3]),
	.datab(gnd),
	.datac(!\Reg4|DOUT [1]),
	.datad(!\Reg4|DOUT [0]),
	.datae(gnd),
	.dataf(!\Reg4|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display_3|rascSaida7seg[4]~4 .lut_mask = 64'h00FA00FAA0AAA0AA;
defparam \display_3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N15
cyclonev_lcell_comb \display_3|rascSaida7seg[5]~5 (
// Equation(s):
// \display_3|rascSaida7seg[5]~5_combout  = (!\Reg4|DOUT [0] & (!\Reg4|DOUT [3] & (!\Reg4|DOUT [2] & \Reg4|DOUT [1]))) # (\Reg4|DOUT [0] & (!\Reg4|DOUT [3] $ (((\Reg4|DOUT [2] & !\Reg4|DOUT [1])))))

	.dataa(!\Reg4|DOUT [3]),
	.datab(!\Reg4|DOUT [0]),
	.datac(!\Reg4|DOUT [2]),
	.datad(!\Reg4|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display_3|rascSaida7seg[5]~5 .lut_mask = 64'h21A221A221A221A2;
defparam \display_3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N12
cyclonev_lcell_comb \display_3|rascSaida7seg[6]~6 (
// Equation(s):
// \display_3|rascSaida7seg[6]~6_combout  = ( \Reg4|DOUT [1] & ( (!\Reg4|DOUT [3] & (\Reg4|DOUT [0] & \Reg4|DOUT [2])) ) ) # ( !\Reg4|DOUT [1] & ( (!\Reg4|DOUT [3] & ((!\Reg4|DOUT [2]))) # (\Reg4|DOUT [3] & (!\Reg4|DOUT [0] & \Reg4|DOUT [2])) ) )

	.dataa(!\Reg4|DOUT [3]),
	.datab(!\Reg4|DOUT [0]),
	.datac(gnd),
	.datad(!\Reg4|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg4|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display_3|rascSaida7seg[6]~6 .lut_mask = 64'hAA44AA4400220022;
defparam \display_3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( \CPU|Decodificador|Equal9~0_combout  & ( !\ROM1|memROM~4_combout  & ( (\comb~0_combout  & \CPU|Logica_Desvio|Sel_MUX_PC~0_combout ) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(gnd),
	.datac(!\CPU|Logica_Desvio|Sel_MUX_PC~0_combout ),
	.datad(gnd),
	.datae(!\CPU|Decodificador|Equal9~0_combout ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'h0000050500000000;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = ( !\ROM1|memROM~18_combout  & ( \comb~7_combout  & ( (\ROM1|memROM~2_combout  & !\ROM1|memROM~14_combout ) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(!\ROM1|memROM~18_combout ),
	.dataf(!\comb~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~8 .extended_lut = "off";
defparam \comb~8 .lut_mask = 64'h0000000055000000;
defparam \comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N4
dffeas \Reg5|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg5|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg5|DOUT[3] .is_wysiwyg = "true";
defparam \Reg5|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N17
dffeas \Reg5|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg5|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg5|DOUT[2] .is_wysiwyg = "true";
defparam \Reg5|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N20
dffeas \Reg5|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg5|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg5|DOUT[0] .is_wysiwyg = "true";
defparam \Reg5|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \Reg5|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg5|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg5|DOUT[1] .is_wysiwyg = "true";
defparam \Reg5|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \display_4|rascSaida7seg[0]~0 (
// Equation(s):
// \display_4|rascSaida7seg[0]~0_combout  = ( \Reg5|DOUT [0] & ( \Reg5|DOUT [1] & ( (\Reg5|DOUT [3] & !\Reg5|DOUT [2]) ) ) ) # ( \Reg5|DOUT [0] & ( !\Reg5|DOUT [1] & ( !\Reg5|DOUT [3] $ (\Reg5|DOUT [2]) ) ) ) # ( !\Reg5|DOUT [0] & ( !\Reg5|DOUT [1] & ( 
// (!\Reg5|DOUT [3] & \Reg5|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\Reg5|DOUT [3]),
	.datac(!\Reg5|DOUT [2]),
	.datad(gnd),
	.datae(!\Reg5|DOUT [0]),
	.dataf(!\Reg5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display_4|rascSaida7seg[0]~0 .lut_mask = 64'h0C0CC3C300003030;
defparam \display_4|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \display_4|rascSaida7seg[1]~1 (
// Equation(s):
// \display_4|rascSaida7seg[1]~1_combout  = ( \Reg5|DOUT [1] & ( (!\Reg5|DOUT [0] & ((\Reg5|DOUT [2]))) # (\Reg5|DOUT [0] & (\Reg5|DOUT [3])) ) ) # ( !\Reg5|DOUT [1] & ( (\Reg5|DOUT [2] & (!\Reg5|DOUT [0] $ (!\Reg5|DOUT [3]))) ) )

	.dataa(!\Reg5|DOUT [0]),
	.datab(!\Reg5|DOUT [3]),
	.datac(!\Reg5|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Reg5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display_4|rascSaida7seg[1]~1 .lut_mask = 64'h060606061B1B1B1B;
defparam \display_4|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \display_4|rascSaida7seg[2]~2 (
// Equation(s):
// \display_4|rascSaida7seg[2]~2_combout  = ( \Reg5|DOUT [1] & ( (!\Reg5|DOUT [3] & (!\Reg5|DOUT [0] & !\Reg5|DOUT [2])) # (\Reg5|DOUT [3] & ((\Reg5|DOUT [2]))) ) ) # ( !\Reg5|DOUT [1] & ( (!\Reg5|DOUT [0] & (\Reg5|DOUT [3] & \Reg5|DOUT [2])) ) )

	.dataa(!\Reg5|DOUT [0]),
	.datab(gnd),
	.datac(!\Reg5|DOUT [3]),
	.datad(!\Reg5|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display_4|rascSaida7seg[2]~2 .lut_mask = 64'h000A000AA00FA00F;
defparam \display_4|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \display_4|rascSaida7seg[3]~3 (
// Equation(s):
// \display_4|rascSaida7seg[3]~3_combout  = ( \Reg5|DOUT [0] & ( \Reg5|DOUT [1] & ( \Reg5|DOUT [2] ) ) ) # ( !\Reg5|DOUT [0] & ( \Reg5|DOUT [1] & ( (\Reg5|DOUT [3] & !\Reg5|DOUT [2]) ) ) ) # ( \Reg5|DOUT [0] & ( !\Reg5|DOUT [1] & ( (!\Reg5|DOUT [3] & 
// !\Reg5|DOUT [2]) ) ) ) # ( !\Reg5|DOUT [0] & ( !\Reg5|DOUT [1] & ( (!\Reg5|DOUT [3] & \Reg5|DOUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\Reg5|DOUT [3]),
	.datac(!\Reg5|DOUT [2]),
	.datad(gnd),
	.datae(!\Reg5|DOUT [0]),
	.dataf(!\Reg5|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display_4|rascSaida7seg[3]~3 .lut_mask = 64'h0C0CC0C030300F0F;
defparam \display_4|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \display_4|rascSaida7seg[4]~4 (
// Equation(s):
// \display_4|rascSaida7seg[4]~4_combout  = ( \Reg5|DOUT [0] & ( (!\Reg5|DOUT [3]) # ((!\Reg5|DOUT [2] & !\Reg5|DOUT [1])) ) ) # ( !\Reg5|DOUT [0] & ( (\Reg5|DOUT [2] & (!\Reg5|DOUT [1] & !\Reg5|DOUT [3])) ) )

	.dataa(!\Reg5|DOUT [2]),
	.datab(!\Reg5|DOUT [1]),
	.datac(!\Reg5|DOUT [3]),
	.datad(gnd),
	.datae(!\Reg5|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display_4|rascSaida7seg[4]~4 .lut_mask = 64'h4040F8F84040F8F8;
defparam \display_4|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \display_4|rascSaida7seg[5]~5 (
// Equation(s):
// \display_4|rascSaida7seg[5]~5_combout  = ( \Reg5|DOUT [0] & ( !\Reg5|DOUT [3] $ (((\Reg5|DOUT [2] & !\Reg5|DOUT [1]))) ) ) # ( !\Reg5|DOUT [0] & ( (!\Reg5|DOUT [2] & (\Reg5|DOUT [1] & !\Reg5|DOUT [3])) ) )

	.dataa(!\Reg5|DOUT [2]),
	.datab(!\Reg5|DOUT [1]),
	.datac(!\Reg5|DOUT [3]),
	.datad(gnd),
	.datae(!\Reg5|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display_4|rascSaida7seg[5]~5 .lut_mask = 64'h2020B4B42020B4B4;
defparam \display_4|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \display_4|rascSaida7seg[6]~6 (
// Equation(s):
// \display_4|rascSaida7seg[6]~6_combout  = ( \Reg5|DOUT [2] & ( \Reg5|DOUT [0] & ( (\Reg5|DOUT [1] & !\Reg5|DOUT [3]) ) ) ) # ( !\Reg5|DOUT [2] & ( \Reg5|DOUT [0] & ( (!\Reg5|DOUT [1] & !\Reg5|DOUT [3]) ) ) ) # ( \Reg5|DOUT [2] & ( !\Reg5|DOUT [0] & ( 
// (!\Reg5|DOUT [1] & \Reg5|DOUT [3]) ) ) ) # ( !\Reg5|DOUT [2] & ( !\Reg5|DOUT [0] & ( (!\Reg5|DOUT [1] & !\Reg5|DOUT [3]) ) ) )

	.dataa(gnd),
	.datab(!\Reg5|DOUT [1]),
	.datac(!\Reg5|DOUT [3]),
	.datad(gnd),
	.datae(!\Reg5|DOUT [2]),
	.dataf(!\Reg5|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_4|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_4|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display_4|rascSaida7seg[6]~6 .lut_mask = 64'hC0C00C0CC0C03030;
defparam \display_4|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = ( \comb~7_combout  & ( \ROM1|memROM~2_combout  & ( (!\ROM1|memROM~18_combout  & \ROM1|memROM~14_combout ) ) ) )

	.dataa(!\ROM1|memROM~18_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~14_combout ),
	.datad(gnd),
	.datae(!\comb~7_combout ),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~9 .extended_lut = "off";
defparam \comb~9 .lut_mask = 64'h0000000000000A0A;
defparam \comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \Reg6|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg6|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg6|DOUT[1] .is_wysiwyg = "true";
defparam \Reg6|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N53
dffeas \Reg6|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg6|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg6|DOUT[0] .is_wysiwyg = "true";
defparam \Reg6|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \Reg6|DOUT[2]~feeder (
// Equation(s):
// \Reg6|DOUT[2]~feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg6|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg6|DOUT[2]~feeder .extended_lut = "off";
defparam \Reg6|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg6|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \Reg6|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg6|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg6|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg6|DOUT[2] .is_wysiwyg = "true";
defparam \Reg6|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \Reg6|DOUT[3]~feeder (
// Equation(s):
// \Reg6|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Reg6|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Reg6|DOUT[3]~feeder .extended_lut = "off";
defparam \Reg6|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Reg6|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N20
dffeas \Reg6|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg6|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg6|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Reg6|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Reg6|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \display_5|rascSaida7seg[0]~0 (
// Equation(s):
// \display_5|rascSaida7seg[0]~0_combout  = ( \Reg6|DOUT [2] & ( \Reg6|DOUT[3]~DUPLICATE_q  & ( (!\Reg6|DOUT [1] & \Reg6|DOUT [0]) ) ) ) # ( !\Reg6|DOUT [2] & ( \Reg6|DOUT[3]~DUPLICATE_q  & ( (\Reg6|DOUT [1] & \Reg6|DOUT [0]) ) ) ) # ( \Reg6|DOUT [2] & ( 
// !\Reg6|DOUT[3]~DUPLICATE_q  & ( (!\Reg6|DOUT [1] & !\Reg6|DOUT [0]) ) ) ) # ( !\Reg6|DOUT [2] & ( !\Reg6|DOUT[3]~DUPLICATE_q  & ( (!\Reg6|DOUT [1] & \Reg6|DOUT [0]) ) ) )

	.dataa(!\Reg6|DOUT [1]),
	.datab(gnd),
	.datac(!\Reg6|DOUT [0]),
	.datad(gnd),
	.datae(!\Reg6|DOUT [2]),
	.dataf(!\Reg6|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \display_5|rascSaida7seg[0]~0 .lut_mask = 64'h0A0AA0A005050A0A;
defparam \display_5|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \Reg6|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Reg6|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reg6|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Reg6|DOUT[3] .is_wysiwyg = "true";
defparam \Reg6|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \display_5|rascSaida7seg[1]~1 (
// Equation(s):
// \display_5|rascSaida7seg[1]~1_combout  = ( \Reg6|DOUT [0] & ( (!\Reg6|DOUT [3] & (!\Reg6|DOUT [1] & \Reg6|DOUT [2])) # (\Reg6|DOUT [3] & (\Reg6|DOUT [1])) ) ) # ( !\Reg6|DOUT [0] & ( (\Reg6|DOUT [2] & ((\Reg6|DOUT [1]) # (\Reg6|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\Reg6|DOUT [3]),
	.datac(!\Reg6|DOUT [1]),
	.datad(!\Reg6|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg6|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \display_5|rascSaida7seg[1]~1 .lut_mask = 64'h003F003F03C303C3;
defparam \display_5|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \display_5|rascSaida7seg[2]~2 (
// Equation(s):
// \display_5|rascSaida7seg[2]~2_combout  = ( \Reg6|DOUT [0] & ( (\Reg6|DOUT [3] & (\Reg6|DOUT [1] & \Reg6|DOUT [2])) ) ) # ( !\Reg6|DOUT [0] & ( (!\Reg6|DOUT [3] & (\Reg6|DOUT [1] & !\Reg6|DOUT [2])) # (\Reg6|DOUT [3] & ((\Reg6|DOUT [2]))) ) )

	.dataa(gnd),
	.datab(!\Reg6|DOUT [3]),
	.datac(!\Reg6|DOUT [1]),
	.datad(!\Reg6|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg6|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \display_5|rascSaida7seg[2]~2 .lut_mask = 64'h0C330C3300030003;
defparam \display_5|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \display_5|rascSaida7seg[3]~3 (
// Equation(s):
// \display_5|rascSaida7seg[3]~3_combout  = ( \Reg6|DOUT [2] & ( \Reg6|DOUT [1] & ( \Reg6|DOUT [0] ) ) ) # ( !\Reg6|DOUT [2] & ( \Reg6|DOUT [1] & ( (!\Reg6|DOUT [0] & \Reg6|DOUT[3]~DUPLICATE_q ) ) ) ) # ( \Reg6|DOUT [2] & ( !\Reg6|DOUT [1] & ( (!\Reg6|DOUT 
// [0] & !\Reg6|DOUT[3]~DUPLICATE_q ) ) ) ) # ( !\Reg6|DOUT [2] & ( !\Reg6|DOUT [1] & ( (\Reg6|DOUT [0] & !\Reg6|DOUT[3]~DUPLICATE_q ) ) ) )

	.dataa(!\Reg6|DOUT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Reg6|DOUT[3]~DUPLICATE_q ),
	.datae(!\Reg6|DOUT [2]),
	.dataf(!\Reg6|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \display_5|rascSaida7seg[3]~3 .lut_mask = 64'h5500AA0000AA5555;
defparam \display_5|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \display_5|rascSaida7seg[4]~4 (
// Equation(s):
// \display_5|rascSaida7seg[4]~4_combout  = ( \Reg6|DOUT [1] & ( (\Reg6|DOUT [0] & !\Reg6|DOUT [3]) ) ) # ( !\Reg6|DOUT [1] & ( (!\Reg6|DOUT [2] & (\Reg6|DOUT [0])) # (\Reg6|DOUT [2] & ((!\Reg6|DOUT [3]))) ) )

	.dataa(!\Reg6|DOUT [0]),
	.datab(!\Reg6|DOUT [3]),
	.datac(gnd),
	.datad(!\Reg6|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg6|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \display_5|rascSaida7seg[4]~4 .lut_mask = 64'h55CC55CC44444444;
defparam \display_5|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \display_5|rascSaida7seg[5]~5 (
// Equation(s):
// \display_5|rascSaida7seg[5]~5_combout  = ( \Reg6|DOUT [2] & ( (\Reg6|DOUT [0] & (!\Reg6|DOUT [3] $ (!\Reg6|DOUT [1]))) ) ) # ( !\Reg6|DOUT [2] & ( (!\Reg6|DOUT [3] & ((\Reg6|DOUT [1]) # (\Reg6|DOUT [0]))) ) )

	.dataa(!\Reg6|DOUT [0]),
	.datab(gnd),
	.datac(!\Reg6|DOUT [3]),
	.datad(!\Reg6|DOUT [1]),
	.datae(!\Reg6|DOUT [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \display_5|rascSaida7seg[5]~5 .lut_mask = 64'h50F0055050F00550;
defparam \display_5|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \display_5|rascSaida7seg[6]~6 (
// Equation(s):
// \display_5|rascSaida7seg[6]~6_combout  = ( \Reg6|DOUT [1] & ( (\Reg6|DOUT [0] & (!\Reg6|DOUT [3] & \Reg6|DOUT [2])) ) ) # ( !\Reg6|DOUT [1] & ( (!\Reg6|DOUT [3] & ((!\Reg6|DOUT [2]))) # (\Reg6|DOUT [3] & (!\Reg6|DOUT [0] & \Reg6|DOUT [2])) ) )

	.dataa(!\Reg6|DOUT [0]),
	.datab(!\Reg6|DOUT [3]),
	.datac(gnd),
	.datad(!\Reg6|DOUT [2]),
	.datae(gnd),
	.dataf(!\Reg6|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_5|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_5|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \display_5|rascSaida7seg[6]~6 .lut_mask = 64'hCC22CC2200440044;
defparam \display_5|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y35_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
