#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Aug 13 11:00:08 2020
# Process ID: 17496
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 727.207 ; gain = 178.559
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:axi_full_master:1.0 - axi_full_master_0
Adding component instance block -- xilinx.com:user:axi_full_slave2:1.0 - axi_full_slave2_0
Successfully read diagram <design_1> from BD file <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
save_bd_design
Wrote  : <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_cdma_0/m_axi_aclk
/axi_cdma_0/s_axi_lite_aclk
/axi_dma_0/s_axi_lite_aclk
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
reset_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_cells axi_dma_0]
create_ip -name axi_dma -vendor xilinx.com -library ip -version 7.1 -module_name axi_dma_0
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_dma_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_dma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_dma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_dma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_dma_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
launch_run -jobs 4 axi_dma_0_synth_1
[Thu Aug 13 11:04:48 2020] Launched axi_dma_0_synth_1...
Run output will be captured here: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/axi_dma_0_synth_1/runme.log
create_ip -name axi_cdma -vendor xilinx.com -library ip -version 4.1 -module_name axi_cdma_0
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_cdma_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_cdma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_cdma_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_cdma_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'axi_cdma_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_cdma_0'...
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.xci]
launch_run -jobs 4 axi_cdma_0_synth_1
[Thu Aug 13 11:05:08 2020] Launched axi_cdma_0_synth_1...
Run output will be captured here: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/axi_cdma_0_synth_1/runme.log
save_bd_design
Wrote  : <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_full_master_0/m00_axi_aresetn (associated clock /axi_full_master_0/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axi_aclk.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_full_slave2_0/s00_axi_aresetn (associated clock /axi_full_slave2_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axi_aclk.
CRITICAL WARNING: [BD 41-1356] Address block </axi_full_slave2_0/S00_AXI/S00_AXI_mem> is not mapped into </axi_full_master_0/M00_AXI>. Please use Address Editor to either map or exclude it.
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_full_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full_master_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_full_slave2_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full_slave2_0 .
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_full_master_0/m00_axi_aresetn (associated clock /axi_full_master_0/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axi_aclk.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_full_slave2_0/s00_axi_aresetn (associated clock /axi_full_slave2_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axi_aclk.
CRITICAL WARNING: [BD 41-1356] Address block </axi_full_slave2_0/S00_AXI/S00_AXI_mem> is not mapped into </axi_full_master_0/M00_AXI>. Please use Address Editor to either map or exclude it.
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_full_master_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full_master_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_full_slave2_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full_slave2_0 .
[Thu Aug 13 11:07:05 2020] Launched synth_1...
Run output will be captured here: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.runs/synth_1/runme.log
launch_simulation
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_full_master_0/m00_axi_aresetn (associated clock /axi_full_master_0/m00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axi_aclk.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_full_slave2_0/s00_axi_aresetn (associated clock /axi_full_slave2_0/s00_axi_aclk) is connected to asynchronous reset source /m00_axi_aresetn.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /m00_axi_aclk.
CRITICAL WARNING: [BD 41-1356] Address block </axi_full_slave2_0/S00_AXI/S00_AXI_mem> is not mapped into </axi_full_master_0/M00_AXI>. Please use Address Editor to either map or exclude it.
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_full_master_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_full_master_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full_master_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_full_slave2_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_full_slave2_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_full_slave2_0 .
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_design_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_cdma_0' for 'FILE_TYPE == "VHDL" || FILE_TYPE == "VHDL 2008"' files...
INFO: [USF-XSim-103] Finding block fileset files...
INFO: [USF-XSim-67] Inspecting fileset 'axi_dma_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'axi_dma_0'
INFO: [USF-XSim-67] Inspecting fileset 'axi_cdma_0' for 'FILE_TYPE == "Verilog"' files...
INFO: [USF-XSim-68] No files found in 'axi_cdma_0'
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav'
"xvlog -m64 -prj tb_design_1_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_master_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_master_v1_0/5626e741/hdl/axi_full_master_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_master_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_master_0_0/sim/design_1_axi_full_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave2_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0_S00_AXI.v:591]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ipshared/xilinx.com/axi_full_slave2_v1_0/d653f577/hdl/axi_full_slave2_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_slave2_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/ip/design_1_axi_full_slave2_0_0/sim/design_1_axi_full_slave2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_slave2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 -prj tb_design_1_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_reset
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_scc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_strb_gen2
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_pcc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_sf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_sf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set_nodre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ibttcc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_indet_btt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux2_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux4_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux8_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_dre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_dre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ms_strb_set
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mssai_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_slice
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_scatter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_realign
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_reset
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc_wr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_pntr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_queue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_queue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_intrpt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_pkg.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reset
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_rst_module
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_register_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_skid_buf.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_afifo_autord.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_sofeof_gen
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_smple_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_smple_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cntrl_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_mm2s_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sg_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_sts_strm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_s2mm_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma_cmd_split.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma_cmd_split
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd" into library axi_dma_v7_1
INFO: [VRFC 10-307] analyzing entity axi_dma
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_dma_0/sim/axi_dma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_dma_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_reset
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_afifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_scc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_scc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_strb_gen2
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_pcc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_rd_sf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_sf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_wr_sf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_stbs_set_nodre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ibttcc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_indet_btt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux2_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux4_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux8_1_x_n.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_dre_mux8_1_x_n
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_dre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_dre.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_dre
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_ms_strb_set
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mssai_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_slice
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_scatter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_realign
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_basic_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_omit_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd" into library axi_datamover_v5_1
INFO: [VRFC 10-307] analyzing entity axi_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_pkg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_reset
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_sfifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_afifo_autord.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_afifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cmd_status
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rdmux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rdmux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_addr_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rddata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_rd_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_demux.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_demux
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_scc_wr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid2mm_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid2mm_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wrdata_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_wr_status_cntl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_skid_buf.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_skid_buf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_mm2s_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_s2mm_basic_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_datamover
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_pntr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_cntrl_strm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_queue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_ftch_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_cmdsts_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_sm
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_queue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_noqueue.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_noqueue
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_updt_q_mngr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg_intrpt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd" into library axi_sg_v4_1
INFO: [VRFC 10-307] analyzing entity axi_sg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_pkg.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_pulse_gen.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_pulse_gen
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_reset.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_reset
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_lite_if.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_register.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_register
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_reg_module.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_reg_module
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sfifo_autord.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_sfifo_autord
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sf.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_sf
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_simple_cntlr.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_simple_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_simple_wrap.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_simple_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sg_cntlr.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_sg_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma_sg_wrap.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma_sg_wrap
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_v4_1/hdl/src/vhdl/axi_cdma.vhd" into library axi_cdma_v4_1
INFO: [VRFC 10-307] analyzing entity axi_cdma
INFO: [VRFC 10-163] Analyzing VHDL file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/sim/axi_cdma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_cdma_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 856.051 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/install/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 8ad2ca299ca2422aa3e5fb899b3a631e --debug typical --relax -L lib_pkg_v1_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L lib_srl_fifo_v1_0 -L lib_cdc_v1_0 -L axi_datamover_v5_1 -L axi_sg_v4_1 -L axi_dma_v7_1 -L xil_defaultlib -L axi_cdma_v4_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_design_1_behav xil_defaultlib.tb_design_1 xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axi_full_master_v1_0_M00_AXI(C_M...
Compiling module xil_defaultlib.axi_full_master_v1_0(C_M00_AXI_A...
Compiling module xil_defaultlib.design_1_axi_full_master_0_0
Compiling module xil_defaultlib.axi_full_slave2_v1_0_S00_AXI(C_S...
Compiling module xil_defaultlib.axi_full_slave2_v1_0(C_S00_AXI_A...
Compiling module xil_defaultlib.design_1_axi_full_slave2_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_design_1
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_design_1_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/xsim.dir/tb_design_1_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1557680481 -regid "" -xml E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/xsim.dir/tb_design_1_beha..."
    (file "E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav/xsim.dir/tb_design_1_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 13 11:08:51 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 856.051 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_design_1_behav -key {Behavioral:sim_1:Functional:tb_design_1} -tclbatch {tb_design_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\tb_design_1_behav.wcfg}
source tb_design_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_design_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:05 . Memory (MB): peak = 883.066 ; gain = 42.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run axi_cdma_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 13 11:10:45 2020...
