// Seed: 3128468985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire  id_3;
  uwire id_4;
  uwire id_5, id_6;
  wire id_7;
  wor  id_8 = id_6, id_9;
  assign id_5 = id_4;
  module_0(
      id_4, id_9, id_5, id_9, id_6
  );
  logic [7:0] id_10;
  assign id_4 = id_10[1'b0];
  assign id_8 = 1'd0;
  wire id_11;
endmodule
