<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: sim/root.cc File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4fedf3bc7458de691f44ea68a2cf9143.html">sim</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">root.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="logging_8hh_source.html">base/logging.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="base_2trace_8hh_source.html">base/trace.hh</a>&quot;</code><br />
<code>#include &quot;config/the_isa.hh&quot;</code><br />
<code>#include &quot;debug/TimeSync.hh&quot;</code><br />
<code>#include &quot;<a class="el" href="eventq__impl_8hh_source.html">sim/eventq_impl.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="full__system_8hh_source.html">sim/full_system.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="root_8hh_source.html">sim/root.hh</a>&quot;</code><br />
</div>
<p><a href="root_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af929576af6f85c8849704b66d04b8370"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="root_8cc.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></td></tr>
<tr class="memdesc:af929576af6f85c8849704b66d04b8370"><td class="mdescLeft">&#160;</td><td class="mdescRight">The FullSystem variable can be used to determine the current mode of simulation.  <a href="#af929576af6f85c8849704b66d04b8370">More...</a><br /></td></tr>
<tr class="separator:af929576af6f85c8849704b66d04b8370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81c74238903f748aeed99a0b105fd0c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="root_8cc.html#af81c74238903f748aeed99a0b105fd0c">FullSystemInt</a></td></tr>
<tr class="memdesc:af81c74238903f748aeed99a0b105fd0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">In addition to the boolean flag we make use of an unsigned int since the CPU instruction decoder makes use of the variable in switch statements.  <a href="#af81c74238903f748aeed99a0b105fd0c">More...</a><br /></td></tr>
<tr class="separator:af81c74238903f748aeed99a0b105fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af929576af6f85c8849704b66d04b8370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af929576af6f85c8849704b66d04b8370">&#9670;&nbsp;</a></span>FullSystem</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool FullSystem</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The FullSystem variable can be used to determine the current mode of simulation. </p>

<p class="definition">Definition at line <a class="el" href="root_8cc_source.html#l00136">136</a> of file <a class="el" href="root_8cc_source.html">root.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2sparc_2remote__gdb_8cc_source.html#l00160">SparcISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2mips_2remote__gdb_8cc_source.html#l00163">MipsISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2power_2remote__gdb_8cc_source.html#l00163">PowerISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00158">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2riscv_2remote__gdb_8cc_source.html#l00157">RiscvISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2x86_2remote__gdb_8cc_source.html#l00072">X86ISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2arm_2remote__gdb_8cc_source.html#l00182">ArmISA::RemoteGDB::acc()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00373">PseudoInst::addsymbol()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00231">PseudoInst::arm()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00129">BaseCPU::BaseCPU()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00065">BaseKvmCPU::BaseKvmCPU()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00087">BaseSimpleCPU::BaseSimpleCPU()</a>, <a class="el" href="miscregs_8cc_source.html#l01158">ArmISA::canWriteAArch64SysReg()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00258">BaseCPU::checkInterrupts()</a>, <a class="el" href="execute_8cc_source.html#l01598">Minor::Execute::checkInterrupts()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00131">ArmISA::ISA::clear()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00218">ArmISA::ISA::clear32()</a>, <a class="el" href="commit__impl_8hh_source.html#l00815">DefaultCommit&lt; Impl &gt;::commit()</a>, <a class="el" href="commit__impl_8hh_source.html#l01155">DefaultCommit&lt; Impl &gt;::commitHead()</a>, <a class="el" href="thread__context__impl_8hh_source.html#l00185">O3ThreadContext&lt; Impl &gt;::copyArchRegs()</a>, <a class="el" href="simple__thread_8cc_source.html#l00130">SimpleThread::copyState()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00227">X86ISA::TLB::finalizePhysical()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00094">FullO3CPU&lt; O3CPUImpl &gt;::FullO3CPU()</a>, <a class="el" href="alpha_2utility_8cc_source.html#l00041">AlphaISA::getArgument()</a>, <a class="el" href="sparc_2utility_8cc_source.html#l00048">SparcISA::getArgument()</a>, <a class="el" href="arm_2utility_8cc_source.html#l00069">ArmISA::getArgument()</a>, <a class="el" href="arm_2isa_8cc_source.html#l02130">ArmISA::ISA::getCurSveVecLenInBits()</a>, <a class="el" href="thread__state_8cc_source.html#l00127">ThreadState::getPhysProxy()</a>, <a class="el" href="execute_8cc_source.html#l01633">Minor::Execute::hasInterrupt()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00219">ArmSystem::haveLPAE()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00195">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00284">ArmSystem::haveSemihosting()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00225">ArmSystem::haveVirtualization()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00237">ArmSystem::highestEL()</a>, <a class="el" href="arch_2arm_2system_8cc_source.html#l00231">ArmSystem::highestELIs64()</a>, <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00109">BaseKvmCPU::init()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00126">BaseSimpleCPU::init()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00094">MinorCPU::init()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00590">FullO3CPU&lt; O3CPUImpl &gt;::init()</a>, <a class="el" href="miscregs_8cc_source.html#l02849">ArmISA::ISA::initializeMiscRegMetadata()</a>, <a class="el" href="thread__state_8cc_source.html#l00102">ThreadState::initMemProxies()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00390">PseudoInst::initParam()</a>, <a class="el" href="sim_2system_8cc_source.html#l00331">System::initState()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, <a class="el" href="x86_2utility_8hh_source.html#l00062">X86ISA::inUserMode()</a>, <a class="el" href="sim_2faults_8cc_source.html#l00043">FaultBase::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00117">AlphaISA::AlphaFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00500">SparcISA::SparcFaultBase::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00055">X86ISA::X86FaultBase::invoke()</a>, <a class="el" href="sim_2faults_8cc_source.html#l00067">GenericPageTableFault::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00135">MipsISA::MipsFaultBase::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00054">RiscvISA::RiscvFault::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00141">AlphaISA::ArithmeticFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00109">X86ISA::X86Trap::invoke()</a>, <a class="el" href="arch_2mips_2faults_8cc_source.html#l00147">MipsISA::ResetFault::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00150">AlphaISA::DtbFault::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00210">AlphaISA::NDtbMissFault::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00165">MipsISA::CoprocessorUnusableFault::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00200">MipsISA::AddressFault&lt; TlbInvalidFault &gt;::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00624">SparcISA::FastInstructionAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00474">ArmISA::ArmFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00680">SparcISA::FastDataAccessMMUMiss::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00179">AlphaISA::ItbFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00767">SparcISA::SpillNNormal::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00127">X86ISA::InvalidOpcode::invoke()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00253">MipsISA::TlbFault&lt; TlbInvalidFault &gt;::invoke()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00191">AlphaISA::ItbPageFault::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00786">SparcISA::FillNNormal::invoke()</a>, <a class="el" href="arch_2sparc_2faults_8cc_source.html#l00805">SparcISA::TrapInstruction::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00743">ArmISA::Reset::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00771">ArmISA::UndefinedInstruction::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l00993">ArmISA::SecureMonitorCall::invoke()</a>, <a class="el" href="arch_2arm_2faults_8cc_source.html#l01608">ArmISA::ArmSev::invoke()</a>, <a class="el" href="arm_2isa_8cc_source.html#l00064">ArmISA::ISA::ISA()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00321">PseudoInst::loadsymbol()</a>, <a class="el" href="cpu_2minor_2cpu_8cc_source.html#l00050">MinorCPU::MinorCPU()</a>, <a class="el" href="alpha_2decoder_8hh_source.html#l00067">AlphaISA::Decoder::moreBytes()</a>, <a class="el" href="o3_2thread__state_8hh_source.html#l00099">O3ThreadState&lt; Impl &gt;::O3ThreadState()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00238">BaseCPU::postInterrupt()</a>, <a class="el" href="sim_2pseudo__inst_8cc_source.html#l00491">PseudoInst::readfile()</a>, <a class="el" href="RubyPort_8cc_source.html#l00612">RubyPort::PioMasterPort::recvRangeChange()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00435">BaseCPU::registerThreadContexts()</a>, <a class="el" href="simple__thread_8cc_source.html#l00207">SimpleThread::regStats()</a>, <a class="el" href="thread__context__impl_8hh_source.html#l00147">O3ThreadContext&lt; Impl &gt;::regStats()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00226">X86ISA::Interrupts::requestInterrupt()</a>, <a class="el" href="noncaching_8cc_source.html#l00057">NonCachingSimpleCPU::sendPacket()</a>, <a class="el" href="thread__state_8cc_source.html#l00065">ThreadState::serialize()</a>, <a class="el" href="root_8cc_source.html#l00128">Root::serialize()</a>, <a class="el" href="sim_2system_8cc_source.html#l00448">System::serialize()</a>, <a class="el" href="ua2005_8cc_source.html#l00092">SparcISA::ISA::setFSReg()</a>, <a class="el" href="cpu_2checker_2cpu_8cc_source.html#l00099">CheckerCPU::setSystem()</a>, <a class="el" href="decode__impl_8hh_source.html#l00358">DefaultDecode&lt; Impl &gt;::squash()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00324">BaseCPU::startup()</a>, <a class="el" href="sparc_2utility_8hh_source.html#l00075">SparcISA::startupCPU()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00201">X86ISA::startupCPU()</a>, <a class="el" href="dyn__inst__impl_8hh_source.html#l00196">BaseO3DynInst&lt; Impl &gt;::syscall()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00390">Minor::ExecContext::syscall()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00500">SimpleExecContext::syscall()</a>, <a class="el" href="sim_2system_8cc_source.html#l00091">System::System()</a>, <a class="el" href="table__walker_8cc_source.html#l00059">ArmISA::TableWalker::TableWalker()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00559">BaseCPU::takeOverFrom()</a>, <a class="el" href="cpu_2thread__context_8cc_source.html#l00250">takeOverFrom()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00531">FullO3CPU&lt; O3CPUImpl &gt;::tick()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00897">DefaultFetch&lt; Impl &gt;::tick()</a>, <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>, <a class="el" href="x86_2tlb_8cc_source.html#l00269">X86ISA::TLB::translate()</a>, <a class="el" href="gpu__tlb_8cc_source.html#l00701">X86ISA::GpuTLB::translate()</a>, <a class="el" href="power_2tlb_8cc_source.html#l00313">PowerISA::TLB::translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01200">ArmISA::TLB::translateAtomic()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01259">ArmISA::TLB::translateComplete()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00322">RiscvISA::TLB::translateData()</a>, <a class="el" href="mips_2tlb_8cc_source.html#l00300">MipsISA::TLB::translateData()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00533">SparcISA::TLB::translateData()</a>, <a class="el" href="arm_2tlb_8cc_source.html#l01221">ArmISA::TLB::translateFunctional()</a>, <a class="el" href="riscv_2tlb_8cc_source.html#l00287">RiscvISA::TLB::translateInst()</a>, <a class="el" href="mips_2tlb_8cc_source.html#l00285">MipsISA::TLB::translateInst()</a>, <a class="el" href="alpha_2tlb_8cc_source.html#l00375">AlphaISA::TLB::translateInst()</a>, <a class="el" href="sparc_2tlb_8cc_source.html#l00419">SparcISA::TLB::translateInst()</a>, <a class="el" href="thread__state_8cc_source.html#l00083">ThreadState::unserialize()</a>, <a class="el" href="sim_2system_8cc_source.html#l00461">System::unserialize()</a>, and <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>.</p>

</div>
</div>
<a id="af81c74238903f748aeed99a0b105fd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81c74238903f748aeed99a0b105fd0c">&#9670;&nbsp;</a></span>FullSystemInt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int FullSystemInt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In addition to the boolean flag we make use of an unsigned int since the CPU instruction decoder makes use of the variable in switch statements. </p>
<p>A value of 0 signifies syscall emulation, and any other value full system. </p>

<p class="definition">Definition at line <a class="el" href="root_8cc_source.html#l00137">137</a> of file <a class="el" href="root_8cc_source.html">root.cc</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:13 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
