
f303gl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018f0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001a78  08001a78  00011a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001aa8  08001aa8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001aa8  08001aa8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001aa8  08001aa8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001aa8  08001aa8  00011aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001aac  08001aac  00011aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001ab0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08001abc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08001abc  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004022  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d0e  00000000  00000000  0002405e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000003e0  00000000  00000000  00024d70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000358  00000000  00000000  00025150  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017f60  00000000  00000000  000254a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003fc2  00000000  00000000  0003d408  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008a758  00000000  00000000  000413ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cbb22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d6c  00000000  00000000  000cbba0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001a60 	.word	0x08001a60

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001a60 	.word	0x08001a60

080001c8 <main>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
//static void MX_GPIO_Init(void);

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
//  HAL_Init();

  /* Configure the system clock */
  SystemClock_Config();
 80001cc:	f000 f809 	bl	80001e2 <SystemClock_Config>

	gpio_init();
 80001d0:	f000 f88a 	bl	80002e8 <gpio_init>
	usart_init();
 80001d4:	f000 f90e 	bl	80003f4 <usart_init>

	// Infinite loop
	while (1)
	{

		gpio_blink();
 80001d8:	f000 f8a6 	bl	8000328 <gpio_blink>
		usart_loop();
 80001dc:	f000 f99c 	bl	8000518 <usart_loop>
		gpio_blink();
 80001e0:	e7fa      	b.n	80001d8 <main+0x10>

080001e2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e2:	b580      	push	{r7, lr}
 80001e4:	b090      	sub	sp, #64	; 0x40
 80001e6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e8:	f107 0318 	add.w	r3, r7, #24
 80001ec:	2228      	movs	r2, #40	; 0x28
 80001ee:	2100      	movs	r1, #0
 80001f0:	4618      	mov	r0, r3
 80001f2:	f001 fc2d 	bl	8001a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
 80001fc:	605a      	str	r2, [r3, #4]
 80001fe:	609a      	str	r2, [r3, #8]
 8000200:	60da      	str	r2, [r3, #12]
 8000202:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000204:	2301      	movs	r3, #1
 8000206:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000208:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800020c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000212:	2301      	movs	r3, #1
 8000214:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000216:	2302      	movs	r3, #2
 8000218:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800021a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800021e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000220:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000224:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	4618      	mov	r0, r3
 800022c:	f000 fafe 	bl	800082c <HAL_RCC_OscConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000236:	f000 f819 	bl	800026c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800023a:	230f      	movs	r3, #15
 800023c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800023e:	2302      	movs	r3, #2
 8000240:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800024a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	2102      	movs	r1, #2
 8000254:	4618      	mov	r0, r3
 8000256:	f001 f9f1 	bl	800163c <HAL_RCC_ClockConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000260:	f000 f804 	bl	800026c <Error_Handler>
  }
}
 8000264:	bf00      	nop
 8000266:	3740      	adds	r7, #64	; 0x40
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}

0800026c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000270:	bf00      	nop
 8000272:	46bd      	mov	sp, r7
 8000274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000278:	4770      	bx	lr
	...

0800027c <timer_init>:
#include "main.h"
#include "os_gpio.h"
#include "os_usart.h"

void timer_init()
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0

	RCC -> AHBENR  |= 0x00FF0000;//GPIO_G-A,H clock enable
 8000280:	4b16      	ldr	r3, [pc, #88]	; (80002dc <timer_init+0x60>)
 8000282:	695b      	ldr	r3, [r3, #20]
 8000284:	4a15      	ldr	r2, [pc, #84]	; (80002dc <timer_init+0x60>)
 8000286:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800028a:	6153      	str	r3, [r2, #20]
	RCC -> CFGR |= 0x001D0401;//clock configuration
 800028c:	4b13      	ldr	r3, [pc, #76]	; (80002dc <timer_init+0x60>)
 800028e:	685a      	ldr	r2, [r3, #4]
 8000290:	4912      	ldr	r1, [pc, #72]	; (80002dc <timer_init+0x60>)
 8000292:	4b13      	ldr	r3, [pc, #76]	; (80002e0 <timer_init+0x64>)
 8000294:	4313      	orrs	r3, r2
 8000296:	604b      	str	r3, [r1, #4]
	RCC -> CR |= 0x010D0000;//clock control
 8000298:	4b10      	ldr	r3, [pc, #64]	; (80002dc <timer_init+0x60>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a0f      	ldr	r2, [pc, #60]	; (80002dc <timer_init+0x60>)
 800029e:	f043 7386 	orr.w	r3, r3, #17563648	; 0x10c0000
 80002a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002a6:	6013      	str	r3, [r2, #0]

	RCC -> APB1ENR	|= 0x00000002;//__TIM3_CLK_ENABLE();
 80002a8:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <timer_init+0x60>)
 80002aa:	69db      	ldr	r3, [r3, #28]
 80002ac:	4a0b      	ldr	r2, [pc, #44]	; (80002dc <timer_init+0x60>)
 80002ae:	f043 0302 	orr.w	r3, r3, #2
 80002b2:	61d3      	str	r3, [r2, #28]

	TIM3 -> PSC = 49999;
 80002b4:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <timer_init+0x68>)
 80002b6:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80002ba:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3 -> ARR = 7199;
 80002bc:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <timer_init+0x68>)
 80002be:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80002c2:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3 -> CR1 |= 0x00000008;//OPM: One-pulse mode
 80002c4:	4b07      	ldr	r3, [pc, #28]	; (80002e4 <timer_init+0x68>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a06      	ldr	r2, [pc, #24]	; (80002e4 <timer_init+0x68>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6013      	str	r3, [r2, #0]
//	TIM3 -> CR1 |= 0x00000001;
}
 80002d0:	bf00      	nop
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40021000 	.word	0x40021000
 80002e0:	001d0401 	.word	0x001d0401
 80002e4:	40000400 	.word	0x40000400

080002e8 <gpio_init>:

void gpio_init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
	RCC -> AHBENR  |= 0x00220000;//GPIOE,GPIOA clock enable
 80002ec:	4b0c      	ldr	r3, [pc, #48]	; (8000320 <gpio_init+0x38>)
 80002ee:	695b      	ldr	r3, [r3, #20]
 80002f0:	4a0b      	ldr	r2, [pc, #44]	; (8000320 <gpio_init+0x38>)
 80002f2:	f443 1308 	orr.w	r3, r3, #2228224	; 0x220000
 80002f6:	6153      	str	r3, [r2, #20]
//	RCC -> AHB1RSTR |= 0x00000010;//GPIOE
	GPIOE -> MODER   |= 0x55550000;//PE8-15 output
 80002f8:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <gpio_init+0x3c>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a09      	ldr	r2, [pc, #36]	; (8000324 <gpio_init+0x3c>)
 80002fe:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000302:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 8000306:	6013      	str	r3, [r2, #0]
	GPIOE -> OSPEEDR |= 0xFFFF0000;//PE8-15
 8000308:	4b06      	ldr	r3, [pc, #24]	; (8000324 <gpio_init+0x3c>)
 800030a:	689b      	ldr	r3, [r3, #8]
 800030c:	4a05      	ldr	r2, [pc, #20]	; (8000324 <gpio_init+0x3c>)
 800030e:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8000312:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8000316:	6093      	str	r3, [r2, #8]
	timer_init();
 8000318:	f7ff ffb0 	bl	800027c <timer_init>
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40021000 	.word	0x40021000
 8000324:	48001000 	.word	0x48001000

08000328 <gpio_blink>:


void gpio_blink(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0

	static char on_off=0;
	if(((TIM3 -> CR1) & 0x00000001) == 0)
 800032c:	4b2e      	ldr	r3, [pc, #184]	; (80003e8 <gpio_blink+0xc0>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f003 0301 	and.w	r3, r3, #1
 8000334:	2b00      	cmp	r3, #0
 8000336:	d154      	bne.n	80003e2 <gpio_blink+0xba>
	{
		TIM3 -> CR1 |= 0x00000001;
 8000338:	4b2b      	ldr	r3, [pc, #172]	; (80003e8 <gpio_blink+0xc0>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	4a2a      	ldr	r2, [pc, #168]	; (80003e8 <gpio_blink+0xc0>)
 800033e:	f043 0301 	orr.w	r3, r3, #1
 8000342:	6013      	str	r3, [r2, #0]
		if(on_off)
 8000344:	4b29      	ldr	r3, [pc, #164]	; (80003ec <gpio_blink+0xc4>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d025      	beq.n	8000398 <gpio_blink+0x70>
		{
			on_off = 0;
 800034c:	4b27      	ldr	r3, [pc, #156]	; (80003ec <gpio_blink+0xc4>)
 800034e:	2200      	movs	r2, #0
 8000350:	701a      	strb	r2, [r3, #0]
			GPIOE -> BSRR = GPIO_BSRR_BS_9;
 8000352:	4b27      	ldr	r3, [pc, #156]	; (80003f0 <gpio_blink+0xc8>)
 8000354:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000358:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_8;
 800035a:	4b25      	ldr	r3, [pc, #148]	; (80003f0 <gpio_blink+0xc8>)
 800035c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000360:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_10;
 8000362:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <gpio_blink+0xc8>)
 8000364:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000368:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_15;
 800036a:	4b21      	ldr	r3, [pc, #132]	; (80003f0 <gpio_blink+0xc8>)
 800036c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000370:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_11;
 8000372:	4b1f      	ldr	r3, [pc, #124]	; (80003f0 <gpio_blink+0xc8>)
 8000374:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000378:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_14;
 800037a:	4b1d      	ldr	r3, [pc, #116]	; (80003f0 <gpio_blink+0xc8>)
 800037c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000380:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_12;
 8000382:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <gpio_blink+0xc8>)
 8000384:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000388:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BS_13;
 800038a:	4b19      	ldr	r3, [pc, #100]	; (80003f0 <gpio_blink+0xc8>)
 800038c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000390:	619a      	str	r2, [r3, #24]
			usart_open();
 8000392:	f000 f8a1 	bl	80004d8 <usart_open>
			GPIOE -> BSRR = GPIO_BSRR_BR_12;
			GPIOE -> BSRR = GPIO_BSRR_BR_13;
			usart_close();
		}
	}
}
 8000396:	e024      	b.n	80003e2 <gpio_blink+0xba>
			on_off = 1;
 8000398:	4b14      	ldr	r3, [pc, #80]	; (80003ec <gpio_blink+0xc4>)
 800039a:	2201      	movs	r2, #1
 800039c:	701a      	strb	r2, [r3, #0]
			GPIOE -> BSRR = GPIO_BSRR_BR_9;
 800039e:	4b14      	ldr	r3, [pc, #80]	; (80003f0 <gpio_blink+0xc8>)
 80003a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80003a4:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_8;
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <gpio_blink+0xc8>)
 80003a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80003ac:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_10;
 80003ae:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <gpio_blink+0xc8>)
 80003b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80003b4:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_15;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <gpio_blink+0xc8>)
 80003b8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80003bc:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_11;
 80003be:	4b0c      	ldr	r3, [pc, #48]	; (80003f0 <gpio_blink+0xc8>)
 80003c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003c4:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_14;
 80003c6:	4b0a      	ldr	r3, [pc, #40]	; (80003f0 <gpio_blink+0xc8>)
 80003c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003cc:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_12;
 80003ce:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <gpio_blink+0xc8>)
 80003d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80003d4:	619a      	str	r2, [r3, #24]
			GPIOE -> BSRR = GPIO_BSRR_BR_13;
 80003d6:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <gpio_blink+0xc8>)
 80003d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80003dc:	619a      	str	r2, [r3, #24]
			usart_close();
 80003de:	f000 f88b 	bl	80004f8 <usart_close>
}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40000400 	.word	0x40000400
 80003ec:	20000028 	.word	0x20000028
 80003f0:	48001000 	.word	0x48001000

080003f4 <usart_init>:
#include "main.h"
#include "os_usart.h"

char uart_enable = 0;

void usart_init(){
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

	RCC -> AHBENR  |= 0x00080000;//GPIOC_CLK_ENABLE
 80003f8:	4b16      	ldr	r3, [pc, #88]	; (8000454 <usart_init+0x60>)
 80003fa:	695b      	ldr	r3, [r3, #20]
 80003fc:	4a15      	ldr	r2, [pc, #84]	; (8000454 <usart_init+0x60>)
 80003fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000402:	6153      	str	r3, [r2, #20]
	GPIOC -> MODER   |= 0x00000A00;//PC5,PC4
 8000404:	4b14      	ldr	r3, [pc, #80]	; (8000458 <usart_init+0x64>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a13      	ldr	r2, [pc, #76]	; (8000458 <usart_init+0x64>)
 800040a:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 800040e:	6013      	str	r3, [r2, #0]
	GPIOC -> AFR[0]  |= 0x00770000;
 8000410:	4b11      	ldr	r3, [pc, #68]	; (8000458 <usart_init+0x64>)
 8000412:	6a1b      	ldr	r3, [r3, #32]
 8000414:	4a10      	ldr	r2, [pc, #64]	; (8000458 <usart_init+0x64>)
 8000416:	f443 03ee 	orr.w	r3, r3, #7798784	; 0x770000
 800041a:	6213      	str	r3, [r2, #32]
	GPIOC -> OSPEEDR |= 0x00000F00;
 800041c:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <usart_init+0x64>)
 800041e:	689b      	ldr	r3, [r3, #8]
 8000420:	4a0d      	ldr	r2, [pc, #52]	; (8000458 <usart_init+0x64>)
 8000422:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000426:	6093      	str	r3, [r2, #8]

	RCC -> APB2ENR  |= 0x00004000;//USART1
 8000428:	4b0a      	ldr	r3, [pc, #40]	; (8000454 <usart_init+0x60>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	4a09      	ldr	r2, [pc, #36]	; (8000454 <usart_init+0x60>)
 800042e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000432:	6193      	str	r3, [r2, #24]
	USART1 -> CR1 = 0;//~USART_CR1_UE; //stop uart
 8000434:	4b09      	ldr	r3, [pc, #36]	; (800045c <usart_init+0x68>)
 8000436:	2200      	movs	r2, #0
 8000438:	601a      	str	r2, [r3, #0]
	USART1 -> CR1 = 0x0C; //TE=1 RE=1
 800043a:	4b08      	ldr	r3, [pc, #32]	; (800045c <usart_init+0x68>)
 800043c:	220c      	movs	r2, #12
 800043e:	601a      	str	r2, [r3, #0]
	USART1 -> BRR = 625; //BAUD RATE 115200Hz //0x4E1
 8000440:	4b06      	ldr	r3, [pc, #24]	; (800045c <usart_init+0x68>)
 8000442:	f240 2271 	movw	r2, #625	; 0x271
 8000446:	60da      	str	r2, [r3, #12]
//	USART1 -> CR1 |= USART_CR1_UE; //start uart

}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40021000 	.word	0x40021000
 8000458:	48000800 	.word	0x48000800
 800045c:	40013800 	.word	0x40013800

08000460 <usart_read>:

int usart_read(char *r_char)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	if(USART1 -> ISR & USART_ISR_RXNE)
 8000468:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <usart_read+0x34>)
 800046a:	69db      	ldr	r3, [r3, #28]
 800046c:	f003 0320 	and.w	r3, r3, #32
 8000470:	2b00      	cmp	r3, #0
 8000472:	d007      	beq.n	8000484 <usart_read+0x24>
	{
		*r_char = USART1 -> RDR;
 8000474:	4b07      	ldr	r3, [pc, #28]	; (8000494 <usart_read+0x34>)
 8000476:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000478:	b29b      	uxth	r3, r3
 800047a:	b2da      	uxtb	r2, r3
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	701a      	strb	r2, [r3, #0]
		return 1;
 8000480:	2301      	movs	r3, #1
 8000482:	e000      	b.n	8000486 <usart_read+0x26>
	}
	return 0;
 8000484:	2300      	movs	r3, #0
}
 8000486:	4618      	mov	r0, r3
 8000488:	370c      	adds	r7, #12
 800048a:	46bd      	mov	sp, r7
 800048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	40013800 	.word	0x40013800

08000498 <usart_write>:

int usart_write(char t_char)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	4603      	mov	r3, r0
 80004a0:	71fb      	strb	r3, [r7, #7]
	if(USART1 -> ISR & USART_ISR_TXE)
 80004a2:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <usart_write+0x3c>)
 80004a4:	69db      	ldr	r3, [r3, #28]
 80004a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d00b      	beq.n	80004c6 <usart_write+0x2e>
	{
		USART1 -> TDR = t_char;
 80004ae:	4b09      	ldr	r3, [pc, #36]	; (80004d4 <usart_write+0x3c>)
 80004b0:	79fa      	ldrb	r2, [r7, #7]
 80004b2:	b292      	uxth	r2, r2
 80004b4:	851a      	strh	r2, [r3, #40]	; 0x28
		USART1 -> ISR &= ~USART_ISR_TXE;
 80004b6:	4b07      	ldr	r3, [pc, #28]	; (80004d4 <usart_write+0x3c>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	4a06      	ldr	r2, [pc, #24]	; (80004d4 <usart_write+0x3c>)
 80004bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80004c0:	61d3      	str	r3, [r2, #28]
		return 1;
 80004c2:	2301      	movs	r3, #1
 80004c4:	e000      	b.n	80004c8 <usart_write+0x30>
	}
	return 0;
 80004c6:	2300      	movs	r3, #0
}
 80004c8:	4618      	mov	r0, r3
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	40013800 	.word	0x40013800

080004d8 <usart_open>:

void usart_open()
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
	USART1 -> CR1 |= USART_CR1_UE;
 80004dc:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <usart_open+0x1c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a04      	ldr	r2, [pc, #16]	; (80004f4 <usart_open+0x1c>)
 80004e2:	f043 0301 	orr.w	r3, r3, #1
 80004e6:	6013      	str	r3, [r2, #0]
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40013800 	.word	0x40013800

080004f8 <usart_close>:

void usart_close()
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
	USART1 -> CR1 &= ~USART_CR1_UE;
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <usart_close+0x1c>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4a04      	ldr	r2, [pc, #16]	; (8000514 <usart_close+0x1c>)
 8000502:	f023 0301 	bic.w	r3, r3, #1
 8000506:	6013      	str	r3, [r2, #0]
}
 8000508:	bf00      	nop
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40013800 	.word	0x40013800

08000518 <usart_loop>:
	USART1 -> CR1 = 0;//~USART_CR1_UE; //stop uart

}

void usart_loop()
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0

	char rtbyte;

	if(usart_read(&rtbyte))
 800051e:	1dfb      	adds	r3, r7, #7
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff ff9d 	bl	8000460 <usart_read>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d007      	beq.n	800053c <usart_loop+0x24>
	{
		while(!usart_write(rtbyte));
 800052c:	bf00      	nop
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	4618      	mov	r0, r3
 8000532:	f7ff ffb1 	bl	8000498 <usart_write>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d0f8      	beq.n	800052e <usart_loop+0x16>
	}

}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr

08000552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <HardFault_Handler+0x4>

08000558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <MemManage_Handler+0x4>

0800055e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000562:	e7fe      	b.n	8000562 <BusFault_Handler+0x4>

08000564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <UsageFault_Handler+0x4>

0800056a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr

08000578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000598:	f000 f872 	bl	8000680 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}

080005a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005a4:	4b08      	ldr	r3, [pc, #32]	; (80005c8 <SystemInit+0x28>)
 80005a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005aa:	4a07      	ldr	r2, [pc, #28]	; (80005c8 <SystemInit+0x28>)
 80005ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005b4:	4b04      	ldr	r3, [pc, #16]	; (80005c8 <SystemInit+0x28>)
 80005b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ba:	609a      	str	r2, [r3, #8]
#endif
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000604 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005d0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005d2:	e003      	b.n	80005dc <LoopCopyDataInit>

080005d4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80005d4:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80005d6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005d8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005da:	3104      	adds	r1, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005dc:	480b      	ldr	r0, [pc, #44]	; (800060c <LoopForever+0xa>)
	ldr	r3, =_edata
 80005de:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005e0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005e2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005e4:	d3f6      	bcc.n	80005d4 <CopyDataInit>
	ldr	r2, =_sbss
 80005e6:	4a0b      	ldr	r2, [pc, #44]	; (8000614 <LoopForever+0x12>)
	b	LoopFillZerobss
 80005e8:	e002      	b.n	80005f0 <LoopFillZerobss>

080005ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005ea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005ec:	f842 3b04 	str.w	r3, [r2], #4

080005f0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005f0:	4b09      	ldr	r3, [pc, #36]	; (8000618 <LoopForever+0x16>)
	cmp	r2, r3
 80005f2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005f4:	d3f9      	bcc.n	80005ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005f6:	f7ff ffd3 	bl	80005a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005fa:	f001 fa05 	bl	8001a08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005fe:	f7ff fde3 	bl	80001c8 <main>

08000602 <LoopForever>:

LoopForever:
    b LoopForever
 8000602:	e7fe      	b.n	8000602 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000604:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000608:	08001ab0 	.word	0x08001ab0
	ldr	r0, =_sdata
 800060c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000610:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000614:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000618:	20000030 	.word	0x20000030

0800061c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800061c:	e7fe      	b.n	800061c <ADC1_2_IRQHandler>
	...

08000620 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000628:	4b12      	ldr	r3, [pc, #72]	; (8000674 <HAL_InitTick+0x54>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <HAL_InitTick+0x58>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	4619      	mov	r1, r3
 8000632:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000636:	fbb3 f3f1 	udiv	r3, r3, r1
 800063a:	fbb2 f3f3 	udiv	r3, r2, r3
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f8e8 	bl	8000814 <HAL_SYSTICK_Config>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800064a:	2301      	movs	r3, #1
 800064c:	e00e      	b.n	800066c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2b0f      	cmp	r3, #15
 8000652:	d80a      	bhi.n	800066a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000654:	2200      	movs	r2, #0
 8000656:	6879      	ldr	r1, [r7, #4]
 8000658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800065c:	f000 f8be 	bl	80007dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000660:	4a06      	ldr	r2, [pc, #24]	; (800067c <HAL_InitTick+0x5c>)
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000666:	2300      	movs	r3, #0
 8000668:	e000      	b.n	800066c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800066a:	2301      	movs	r3, #1
}
 800066c:	4618      	mov	r0, r3
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000000 	.word	0x20000000
 8000678:	20000008 	.word	0x20000008
 800067c:	20000004 	.word	0x20000004

08000680 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000684:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <HAL_IncTick+0x20>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	461a      	mov	r2, r3
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <HAL_IncTick+0x24>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4413      	add	r3, r2
 8000690:	4a04      	ldr	r2, [pc, #16]	; (80006a4 <HAL_IncTick+0x24>)
 8000692:	6013      	str	r3, [r2, #0]
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	20000008 	.word	0x20000008
 80006a4:	2000002c 	.word	0x2000002c

080006a8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  return uwTick;  
 80006ac:	4b03      	ldr	r3, [pc, #12]	; (80006bc <HAL_GetTick+0x14>)
 80006ae:	681b      	ldr	r3, [r3, #0]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	2000002c 	.word	0x2000002c

080006c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c4:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <__NVIC_GetPriorityGrouping+0x18>)
 80006c6:	68db      	ldr	r3, [r3, #12]
 80006c8:	0a1b      	lsrs	r3, r3, #8
 80006ca:	f003 0307 	and.w	r3, r3, #7
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	6039      	str	r1, [r7, #0]
 80006e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db0a      	blt.n	8000706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	490c      	ldr	r1, [pc, #48]	; (8000728 <__NVIC_SetPriority+0x4c>)
 80006f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fa:	0112      	lsls	r2, r2, #4
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	440b      	add	r3, r1
 8000700:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000704:	e00a      	b.n	800071c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4908      	ldr	r1, [pc, #32]	; (800072c <__NVIC_SetPriority+0x50>)
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	f003 030f 	and.w	r3, r3, #15
 8000712:	3b04      	subs	r3, #4
 8000714:	0112      	lsls	r2, r2, #4
 8000716:	b2d2      	uxtb	r2, r2
 8000718:	440b      	add	r3, r1
 800071a:	761a      	strb	r2, [r3, #24]
}
 800071c:	bf00      	nop
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr
 8000728:	e000e100 	.word	0xe000e100
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000730:	b480      	push	{r7}
 8000732:	b089      	sub	sp, #36	; 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	f003 0307 	and.w	r3, r3, #7
 8000742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000744:	69fb      	ldr	r3, [r7, #28]
 8000746:	f1c3 0307 	rsb	r3, r3, #7
 800074a:	2b04      	cmp	r3, #4
 800074c:	bf28      	it	cs
 800074e:	2304      	movcs	r3, #4
 8000750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3304      	adds	r3, #4
 8000756:	2b06      	cmp	r3, #6
 8000758:	d902      	bls.n	8000760 <NVIC_EncodePriority+0x30>
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3b03      	subs	r3, #3
 800075e:	e000      	b.n	8000762 <NVIC_EncodePriority+0x32>
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000764:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000768:	69bb      	ldr	r3, [r7, #24]
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	43da      	mvns	r2, r3
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	401a      	ands	r2, r3
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000778:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	fa01 f303 	lsl.w	r3, r1, r3
 8000782:	43d9      	mvns	r1, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000788:	4313      	orrs	r3, r2
         );
}
 800078a:	4618      	mov	r0, r3
 800078c:	3724      	adds	r7, #36	; 0x24
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
	...

08000798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a8:	d301      	bcc.n	80007ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007aa:	2301      	movs	r3, #1
 80007ac:	e00f      	b.n	80007ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ae:	4a0a      	ldr	r2, [pc, #40]	; (80007d8 <SysTick_Config+0x40>)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3b01      	subs	r3, #1
 80007b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b6:	210f      	movs	r1, #15
 80007b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007bc:	f7ff ff8e 	bl	80006dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <SysTick_Config+0x40>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <SysTick_Config+0x40>)
 80007c8:	2207      	movs	r2, #7
 80007ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007cc:	2300      	movs	r3, #0
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	e000e010 	.word	0xe000e010

080007dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
 80007e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007ee:	f7ff ff67 	bl	80006c0 <__NVIC_GetPriorityGrouping>
 80007f2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	68b9      	ldr	r1, [r7, #8]
 80007f8:	6978      	ldr	r0, [r7, #20]
 80007fa:	f7ff ff99 	bl	8000730 <NVIC_EncodePriority>
 80007fe:	4602      	mov	r2, r0
 8000800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000804:	4611      	mov	r1, r2
 8000806:	4618      	mov	r0, r3
 8000808:	f7ff ff68 	bl	80006dc <__NVIC_SetPriority>
}
 800080c:	bf00      	nop
 800080e:	3718      	adds	r7, #24
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f7ff ffbb 	bl	8000798 <SysTick_Config>
 8000822:	4603      	mov	r3, r0
}
 8000824:	4618      	mov	r0, r3
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000832:	af00      	add	r7, sp, #0
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d102      	bne.n	8000846 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000840:	2301      	movs	r3, #1
 8000842:	f000 bef4 	b.w	800162e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	f003 0301 	and.w	r3, r3, #1
 8000850:	2b00      	cmp	r3, #0
 8000852:	f000 816a 	beq.w	8000b2a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000856:	4bb3      	ldr	r3, [pc, #716]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	f003 030c 	and.w	r3, r3, #12
 800085e:	2b04      	cmp	r3, #4
 8000860:	d00c      	beq.n	800087c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000862:	4bb0      	ldr	r3, [pc, #704]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f003 030c 	and.w	r3, r3, #12
 800086a:	2b08      	cmp	r3, #8
 800086c:	d159      	bne.n	8000922 <HAL_RCC_OscConfig+0xf6>
 800086e:	4bad      	ldr	r3, [pc, #692]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000876:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800087a:	d152      	bne.n	8000922 <HAL_RCC_OscConfig+0xf6>
 800087c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000880:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000884:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000888:	fa93 f3a3 	rbit	r3, r3
 800088c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000890:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000894:	fab3 f383 	clz	r3, r3
 8000898:	b2db      	uxtb	r3, r3
 800089a:	095b      	lsrs	r3, r3, #5
 800089c:	b2db      	uxtb	r3, r3
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d102      	bne.n	80008ae <HAL_RCC_OscConfig+0x82>
 80008a8:	4b9e      	ldr	r3, [pc, #632]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	e015      	b.n	80008da <HAL_RCC_OscConfig+0xae>
 80008ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008b2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80008ba:	fa93 f3a3 	rbit	r3, r3
 80008be:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80008c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008c6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80008ca:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80008ce:	fa93 f3a3 	rbit	r3, r3
 80008d2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80008d6:	4b93      	ldr	r3, [pc, #588]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 80008d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008de:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80008e2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80008e6:	fa92 f2a2 	rbit	r2, r2
 80008ea:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80008ee:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80008f2:	fab2 f282 	clz	r2, r2
 80008f6:	b2d2      	uxtb	r2, r2
 80008f8:	f042 0220 	orr.w	r2, r2, #32
 80008fc:	b2d2      	uxtb	r2, r2
 80008fe:	f002 021f 	and.w	r2, r2, #31
 8000902:	2101      	movs	r1, #1
 8000904:	fa01 f202 	lsl.w	r2, r1, r2
 8000908:	4013      	ands	r3, r2
 800090a:	2b00      	cmp	r3, #0
 800090c:	f000 810c 	beq.w	8000b28 <HAL_RCC_OscConfig+0x2fc>
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	2b00      	cmp	r3, #0
 8000918:	f040 8106 	bne.w	8000b28 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800091c:	2301      	movs	r3, #1
 800091e:	f000 be86 	b.w	800162e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800092c:	d106      	bne.n	800093c <HAL_RCC_OscConfig+0x110>
 800092e:	4b7d      	ldr	r3, [pc, #500]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a7c      	ldr	r2, [pc, #496]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000934:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000938:	6013      	str	r3, [r2, #0]
 800093a:	e030      	b.n	800099e <HAL_RCC_OscConfig+0x172>
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d10c      	bne.n	8000960 <HAL_RCC_OscConfig+0x134>
 8000946:	4b77      	ldr	r3, [pc, #476]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a76      	ldr	r2, [pc, #472]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 800094c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000950:	6013      	str	r3, [r2, #0]
 8000952:	4b74      	ldr	r3, [pc, #464]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a73      	ldr	r2, [pc, #460]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000958:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800095c:	6013      	str	r3, [r2, #0]
 800095e:	e01e      	b.n	800099e <HAL_RCC_OscConfig+0x172>
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800096a:	d10c      	bne.n	8000986 <HAL_RCC_OscConfig+0x15a>
 800096c:	4b6d      	ldr	r3, [pc, #436]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a6c      	ldr	r2, [pc, #432]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000972:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000976:	6013      	str	r3, [r2, #0]
 8000978:	4b6a      	ldr	r3, [pc, #424]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a69      	ldr	r2, [pc, #420]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 800097e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000982:	6013      	str	r3, [r2, #0]
 8000984:	e00b      	b.n	800099e <HAL_RCC_OscConfig+0x172>
 8000986:	4b67      	ldr	r3, [pc, #412]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a66      	ldr	r2, [pc, #408]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 800098c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000990:	6013      	str	r3, [r2, #0]
 8000992:	4b64      	ldr	r3, [pc, #400]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a63      	ldr	r2, [pc, #396]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000998:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800099c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800099e:	4b61      	ldr	r3, [pc, #388]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 80009a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009a2:	f023 020f 	bic.w	r2, r3, #15
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	495d      	ldr	r1, [pc, #372]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 80009ae:	4313      	orrs	r3, r2
 80009b0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d059      	beq.n	8000a70 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009bc:	f7ff fe74 	bl	80006a8 <HAL_GetTick>
 80009c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009c4:	e00a      	b.n	80009dc <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009c6:	f7ff fe6f 	bl	80006a8 <HAL_GetTick>
 80009ca:	4602      	mov	r2, r0
 80009cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	2b64      	cmp	r3, #100	; 0x64
 80009d4:	d902      	bls.n	80009dc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80009d6:	2303      	movs	r3, #3
 80009d8:	f000 be29 	b.w	800162e <HAL_RCC_OscConfig+0xe02>
 80009dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009e0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009e4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80009e8:	fa93 f3a3 	rbit	r3, r3
 80009ec:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80009f0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009f4:	fab3 f383 	clz	r3, r3
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	095b      	lsrs	r3, r3, #5
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	f043 0301 	orr.w	r3, r3, #1
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d102      	bne.n	8000a0e <HAL_RCC_OscConfig+0x1e2>
 8000a08:	4b46      	ldr	r3, [pc, #280]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	e015      	b.n	8000a3a <HAL_RCC_OscConfig+0x20e>
 8000a0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a12:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a16:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000a1a:	fa93 f3a3 	rbit	r3, r3
 8000a1e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000a22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a26:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000a2a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000a2e:	fa93 f3a3 	rbit	r3, r3
 8000a32:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000a36:	4b3b      	ldr	r3, [pc, #236]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a3e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000a42:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000a46:	fa92 f2a2 	rbit	r2, r2
 8000a4a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000a4e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000a52:	fab2 f282 	clz	r2, r2
 8000a56:	b2d2      	uxtb	r2, r2
 8000a58:	f042 0220 	orr.w	r2, r2, #32
 8000a5c:	b2d2      	uxtb	r2, r2
 8000a5e:	f002 021f 	and.w	r2, r2, #31
 8000a62:	2101      	movs	r1, #1
 8000a64:	fa01 f202 	lsl.w	r2, r1, r2
 8000a68:	4013      	ands	r3, r2
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d0ab      	beq.n	80009c6 <HAL_RCC_OscConfig+0x19a>
 8000a6e:	e05c      	b.n	8000b2a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a70:	f7ff fe1a 	bl	80006a8 <HAL_GetTick>
 8000a74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a78:	e00a      	b.n	8000a90 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a7a:	f7ff fe15 	bl	80006a8 <HAL_GetTick>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	2b64      	cmp	r3, #100	; 0x64
 8000a88:	d902      	bls.n	8000a90 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	f000 bdcf 	b.w	800162e <HAL_RCC_OscConfig+0xe02>
 8000a90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a94:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a98:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000a9c:	fa93 f3a3 	rbit	r3, r3
 8000aa0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000aa4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000aa8:	fab3 f383 	clz	r3, r3
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	095b      	lsrs	r3, r3, #5
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d102      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x296>
 8000abc:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	e015      	b.n	8000aee <HAL_RCC_OscConfig+0x2c2>
 8000ac2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ac6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aca:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000ace:	fa93 f3a3 	rbit	r3, r3
 8000ad2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ad6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ada:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ade:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000ae2:	fa93 f3a3 	rbit	r3, r3
 8000ae6:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <HAL_RCC_OscConfig+0x2f8>)
 8000aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000af2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000af6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000afa:	fa92 f2a2 	rbit	r2, r2
 8000afe:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000b02:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000b06:	fab2 f282 	clz	r2, r2
 8000b0a:	b2d2      	uxtb	r2, r2
 8000b0c:	f042 0220 	orr.w	r2, r2, #32
 8000b10:	b2d2      	uxtb	r2, r2
 8000b12:	f002 021f 	and.w	r2, r2, #31
 8000b16:	2101      	movs	r1, #1
 8000b18:	fa01 f202 	lsl.w	r2, r1, r2
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d1ab      	bne.n	8000a7a <HAL_RCC_OscConfig+0x24e>
 8000b22:	e002      	b.n	8000b2a <HAL_RCC_OscConfig+0x2fe>
 8000b24:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b2a:	1d3b      	adds	r3, r7, #4
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	f000 816f 	beq.w	8000e18 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b3a:	4bd0      	ldr	r3, [pc, #832]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	f003 030c 	and.w	r3, r3, #12
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d00b      	beq.n	8000b5e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b46:	4bcd      	ldr	r3, [pc, #820]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f003 030c 	and.w	r3, r3, #12
 8000b4e:	2b08      	cmp	r3, #8
 8000b50:	d16c      	bne.n	8000c2c <HAL_RCC_OscConfig+0x400>
 8000b52:	4bca      	ldr	r3, [pc, #808]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d166      	bne.n	8000c2c <HAL_RCC_OscConfig+0x400>
 8000b5e:	2302      	movs	r3, #2
 8000b60:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b64:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000b68:	fa93 f3a3 	rbit	r3, r3
 8000b6c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000b70:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b74:	fab3 f383 	clz	r3, r3
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	095b      	lsrs	r3, r3, #5
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	f043 0301 	orr.w	r3, r3, #1
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d102      	bne.n	8000b8e <HAL_RCC_OscConfig+0x362>
 8000b88:	4bbc      	ldr	r3, [pc, #752]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	e013      	b.n	8000bb6 <HAL_RCC_OscConfig+0x38a>
 8000b8e:	2302      	movs	r3, #2
 8000b90:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b94:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000b98:	fa93 f3a3 	rbit	r3, r3
 8000b9c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000ba6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000baa:	fa93 f3a3 	rbit	r3, r3
 8000bae:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000bb2:	4bb2      	ldr	r3, [pc, #712]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000bbc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000bc0:	fa92 f2a2 	rbit	r2, r2
 8000bc4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000bc8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000bcc:	fab2 f282 	clz	r2, r2
 8000bd0:	b2d2      	uxtb	r2, r2
 8000bd2:	f042 0220 	orr.w	r2, r2, #32
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	f002 021f 	and.w	r2, r2, #31
 8000bdc:	2101      	movs	r1, #1
 8000bde:	fa01 f202 	lsl.w	r2, r1, r2
 8000be2:	4013      	ands	r3, r2
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d007      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x3cc>
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	691b      	ldr	r3, [r3, #16]
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d002      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	f000 bd1b 	b.w	800162e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bf8:	4ba0      	ldr	r3, [pc, #640]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	21f8      	movs	r1, #248	; 0xf8
 8000c08:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c0c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000c10:	fa91 f1a1 	rbit	r1, r1
 8000c14:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000c18:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000c1c:	fab1 f181 	clz	r1, r1
 8000c20:	b2c9      	uxtb	r1, r1
 8000c22:	408b      	lsls	r3, r1
 8000c24:	4995      	ldr	r1, [pc, #596]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000c26:	4313      	orrs	r3, r2
 8000c28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c2a:	e0f5      	b.n	8000e18 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	691b      	ldr	r3, [r3, #16]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 8085 	beq.w	8000d42 <HAL_RCC_OscConfig+0x516>
 8000c38:	2301      	movs	r3, #1
 8000c3a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000c42:	fa93 f3a3 	rbit	r3, r3
 8000c46:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000c4a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c4e:	fab3 f383 	clz	r3, r3
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000c58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	461a      	mov	r2, r3
 8000c60:	2301      	movs	r3, #1
 8000c62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c64:	f7ff fd20 	bl	80006a8 <HAL_GetTick>
 8000c68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c6c:	e00a      	b.n	8000c84 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c6e:	f7ff fd1b 	bl	80006a8 <HAL_GetTick>
 8000c72:	4602      	mov	r2, r0
 8000c74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b02      	cmp	r3, #2
 8000c7c:	d902      	bls.n	8000c84 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	f000 bcd5 	b.w	800162e <HAL_RCC_OscConfig+0xe02>
 8000c84:	2302      	movs	r3, #2
 8000c86:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c8a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000c8e:	fa93 f3a3 	rbit	r3, r3
 8000c92:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000c96:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c9a:	fab3 f383 	clz	r3, r3
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	095b      	lsrs	r3, r3, #5
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d102      	bne.n	8000cb4 <HAL_RCC_OscConfig+0x488>
 8000cae:	4b73      	ldr	r3, [pc, #460]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	e013      	b.n	8000cdc <HAL_RCC_OscConfig+0x4b0>
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cba:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000cbe:	fa93 f3a3 	rbit	r3, r3
 8000cc2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000ccc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000cd0:	fa93 f3a3 	rbit	r3, r3
 8000cd4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000cd8:	4b68      	ldr	r3, [pc, #416]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cdc:	2202      	movs	r2, #2
 8000cde:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000ce2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000ce6:	fa92 f2a2 	rbit	r2, r2
 8000cea:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000cee:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000cf2:	fab2 f282 	clz	r2, r2
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	f042 0220 	orr.w	r2, r2, #32
 8000cfc:	b2d2      	uxtb	r2, r2
 8000cfe:	f002 021f 	and.w	r2, r2, #31
 8000d02:	2101      	movs	r1, #1
 8000d04:	fa01 f202 	lsl.w	r2, r1, r2
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0af      	beq.n	8000c6e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0e:	4b5b      	ldr	r3, [pc, #364]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d16:	1d3b      	adds	r3, r7, #4
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	695b      	ldr	r3, [r3, #20]
 8000d1c:	21f8      	movs	r1, #248	; 0xf8
 8000d1e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d22:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000d26:	fa91 f1a1 	rbit	r1, r1
 8000d2a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000d2e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000d32:	fab1 f181 	clz	r1, r1
 8000d36:	b2c9      	uxtb	r1, r1
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	4950      	ldr	r1, [pc, #320]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	600b      	str	r3, [r1, #0]
 8000d40:	e06a      	b.n	8000e18 <HAL_RCC_OscConfig+0x5ec>
 8000d42:	2301      	movs	r3, #1
 8000d44:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d48:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000d4c:	fa93 f3a3 	rbit	r3, r3
 8000d50:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000d54:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d58:	fab3 f383 	clz	r3, r3
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d62:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	461a      	mov	r2, r3
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6e:	f7ff fc9b 	bl	80006a8 <HAL_GetTick>
 8000d72:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d76:	e00a      	b.n	8000d8e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d78:	f7ff fc96 	bl	80006a8 <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	d902      	bls.n	8000d8e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	f000 bc50 	b.w	800162e <HAL_RCC_OscConfig+0xe02>
 8000d8e:	2302      	movs	r3, #2
 8000d90:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d94:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000d98:	fa93 f3a3 	rbit	r3, r3
 8000d9c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8000da0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000da4:	fab3 f383 	clz	r3, r3
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	095b      	lsrs	r3, r3, #5
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d102      	bne.n	8000dbe <HAL_RCC_OscConfig+0x592>
 8000db8:	4b30      	ldr	r3, [pc, #192]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	e013      	b.n	8000de6 <HAL_RCC_OscConfig+0x5ba>
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000dc8:	fa93 f3a3 	rbit	r3, r3
 8000dcc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000dd6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000dda:	fa93 f3a3 	rbit	r3, r3
 8000dde:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8000de2:	4b26      	ldr	r3, [pc, #152]	; (8000e7c <HAL_RCC_OscConfig+0x650>)
 8000de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de6:	2202      	movs	r2, #2
 8000de8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8000dec:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000df0:	fa92 f2a2 	rbit	r2, r2
 8000df4:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8000df8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000dfc:	fab2 f282 	clz	r2, r2
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	f042 0220 	orr.w	r2, r2, #32
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	f002 021f 	and.w	r2, r2, #31
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e12:	4013      	ands	r3, r2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1af      	bne.n	8000d78 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0308 	and.w	r3, r3, #8
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f000 80da 	beq.w	8000fdc <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d069      	beq.n	8000f06 <HAL_RCC_OscConfig+0x6da>
 8000e32:	2301      	movs	r3, #1
 8000e34:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e38:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e3c:	fa93 f3a3 	rbit	r3, r3
 8000e40:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8000e44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e48:	fab3 f383 	clz	r3, r3
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	461a      	mov	r2, r3
 8000e50:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <HAL_RCC_OscConfig+0x654>)
 8000e52:	4413      	add	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	461a      	mov	r2, r3
 8000e58:	2301      	movs	r3, #1
 8000e5a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e5c:	f7ff fc24 	bl	80006a8 <HAL_GetTick>
 8000e60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e64:	e00e      	b.n	8000e84 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e66:	f7ff fc1f 	bl	80006a8 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d906      	bls.n	8000e84 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e3d9      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 8000e7a:	bf00      	nop
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	10908120 	.word	0x10908120
 8000e84:	2302      	movs	r3, #2
 8000e86:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000e8e:	fa93 f3a3 	rbit	r3, r3
 8000e92:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000e96:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	fa93 f2a3 	rbit	r2, r3
 8000ea8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000eb2:	2202      	movs	r2, #2
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	fa93 f2a3 	rbit	r2, r3
 8000ec0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000ec4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ec6:	4ba5      	ldr	r3, [pc, #660]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8000ec8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000eca:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ece:	2102      	movs	r1, #2
 8000ed0:	6019      	str	r1, [r3, #0]
 8000ed2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	fa93 f1a3 	rbit	r1, r3
 8000edc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ee0:	6019      	str	r1, [r3, #0]
  return result;
 8000ee2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	fab3 f383 	clz	r3, r3
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	f003 031f 	and.w	r3, r3, #31
 8000ef8:	2101      	movs	r1, #1
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	4013      	ands	r3, r2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0b0      	beq.n	8000e66 <HAL_RCC_OscConfig+0x63a>
 8000f04:	e06a      	b.n	8000fdc <HAL_RCC_OscConfig+0x7b0>
 8000f06:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f0e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	fa93 f2a3 	rbit	r2, r3
 8000f18:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f1c:	601a      	str	r2, [r3, #0]
  return result;
 8000f1e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f22:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f24:	fab3 f383 	clz	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	4b8c      	ldr	r3, [pc, #560]	; (8001160 <HAL_RCC_OscConfig+0x934>)
 8000f2e:	4413      	add	r3, r2
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	461a      	mov	r2, r3
 8000f34:	2300      	movs	r3, #0
 8000f36:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f38:	f7ff fbb6 	bl	80006a8 <HAL_GetTick>
 8000f3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f40:	e009      	b.n	8000f56 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f42:	f7ff fbb1 	bl	80006a8 <HAL_GetTick>
 8000f46:	4602      	mov	r2, r0
 8000f48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e36b      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 8000f56:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	fa93 f2a3 	rbit	r2, r3
 8000f68:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f72:	2202      	movs	r2, #2
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	fa93 f2a3 	rbit	r2, r3
 8000f80:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	fa93 f2a3 	rbit	r2, r3
 8000f98:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f9c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f9e:	4b6f      	ldr	r3, [pc, #444]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8000fa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fa2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fa6:	2102      	movs	r1, #2
 8000fa8:	6019      	str	r1, [r3, #0]
 8000faa:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	fa93 f1a3 	rbit	r1, r3
 8000fb4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000fb8:	6019      	str	r1, [r3, #0]
  return result;
 8000fba:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	fab3 f383 	clz	r3, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	f003 031f 	and.w	r3, r3, #31
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1b2      	bne.n	8000f42 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 0304 	and.w	r3, r3, #4
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f000 8158 	beq.w	800129c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fec:	2300      	movs	r3, #0
 8000fee:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ff2:	4b5a      	ldr	r3, [pc, #360]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d112      	bne.n	8001024 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ffe:	4b57      	ldr	r3, [pc, #348]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8001000:	69db      	ldr	r3, [r3, #28]
 8001002:	4a56      	ldr	r2, [pc, #344]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8001004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001008:	61d3      	str	r3, [r2, #28]
 800100a:	4b54      	ldr	r3, [pc, #336]	; (800115c <HAL_RCC_OscConfig+0x930>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001012:	f107 0308 	add.w	r3, r7, #8
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	f107 0308 	add.w	r3, r7, #8
 800101c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800101e:	2301      	movs	r3, #1
 8001020:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001024:	4b4f      	ldr	r3, [pc, #316]	; (8001164 <HAL_RCC_OscConfig+0x938>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102c:	2b00      	cmp	r3, #0
 800102e:	d11a      	bne.n	8001066 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001030:	4b4c      	ldr	r3, [pc, #304]	; (8001164 <HAL_RCC_OscConfig+0x938>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a4b      	ldr	r2, [pc, #300]	; (8001164 <HAL_RCC_OscConfig+0x938>)
 8001036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800103a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800103c:	f7ff fb34 	bl	80006a8 <HAL_GetTick>
 8001040:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	e009      	b.n	800105a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001046:	f7ff fb2f 	bl	80006a8 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b64      	cmp	r3, #100	; 0x64
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e2e9      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800105a:	4b42      	ldr	r3, [pc, #264]	; (8001164 <HAL_RCC_OscConfig+0x938>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001062:	2b00      	cmp	r3, #0
 8001064:	d0ef      	beq.n	8001046 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d106      	bne.n	800107e <HAL_RCC_OscConfig+0x852>
 8001070:	4b3a      	ldr	r3, [pc, #232]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8001072:	6a1b      	ldr	r3, [r3, #32]
 8001074:	4a39      	ldr	r2, [pc, #228]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6213      	str	r3, [r2, #32]
 800107c:	e02f      	b.n	80010de <HAL_RCC_OscConfig+0x8b2>
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d10c      	bne.n	80010a2 <HAL_RCC_OscConfig+0x876>
 8001088:	4b34      	ldr	r3, [pc, #208]	; (800115c <HAL_RCC_OscConfig+0x930>)
 800108a:	6a1b      	ldr	r3, [r3, #32]
 800108c:	4a33      	ldr	r2, [pc, #204]	; (800115c <HAL_RCC_OscConfig+0x930>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6213      	str	r3, [r2, #32]
 8001094:	4b31      	ldr	r3, [pc, #196]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8001096:	6a1b      	ldr	r3, [r3, #32]
 8001098:	4a30      	ldr	r2, [pc, #192]	; (800115c <HAL_RCC_OscConfig+0x930>)
 800109a:	f023 0304 	bic.w	r3, r3, #4
 800109e:	6213      	str	r3, [r2, #32]
 80010a0:	e01d      	b.n	80010de <HAL_RCC_OscConfig+0x8b2>
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	2b05      	cmp	r3, #5
 80010aa:	d10c      	bne.n	80010c6 <HAL_RCC_OscConfig+0x89a>
 80010ac:	4b2b      	ldr	r3, [pc, #172]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	4a2a      	ldr	r2, [pc, #168]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6213      	str	r3, [r2, #32]
 80010b8:	4b28      	ldr	r3, [pc, #160]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	4a27      	ldr	r2, [pc, #156]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6213      	str	r3, [r2, #32]
 80010c4:	e00b      	b.n	80010de <HAL_RCC_OscConfig+0x8b2>
 80010c6:	4b25      	ldr	r3, [pc, #148]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010c8:	6a1b      	ldr	r3, [r3, #32]
 80010ca:	4a24      	ldr	r2, [pc, #144]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010cc:	f023 0301 	bic.w	r3, r3, #1
 80010d0:	6213      	str	r3, [r2, #32]
 80010d2:	4b22      	ldr	r3, [pc, #136]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010d4:	6a1b      	ldr	r3, [r3, #32]
 80010d6:	4a21      	ldr	r2, [pc, #132]	; (800115c <HAL_RCC_OscConfig+0x930>)
 80010d8:	f023 0304 	bic.w	r3, r3, #4
 80010dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d06b      	beq.n	80011c0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e8:	f7ff fade 	bl	80006a8 <HAL_GetTick>
 80010ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f0:	e00b      	b.n	800110a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010f2:	f7ff fad9 	bl	80006a8 <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001102:	4293      	cmp	r3, r2
 8001104:	d901      	bls.n	800110a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001106:	2303      	movs	r3, #3
 8001108:	e291      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 800110a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800110e:	2202      	movs	r2, #2
 8001110:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001112:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	fa93 f2a3 	rbit	r2, r3
 800111c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001126:	2202      	movs	r2, #2
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	fa93 f2a3 	rbit	r2, r3
 8001134:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001138:	601a      	str	r2, [r3, #0]
  return result;
 800113a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800113e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001140:	fab3 f383 	clz	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	095b      	lsrs	r3, r3, #5
 8001148:	b2db      	uxtb	r3, r3
 800114a:	f043 0302 	orr.w	r3, r3, #2
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d109      	bne.n	8001168 <HAL_RCC_OscConfig+0x93c>
 8001154:	4b01      	ldr	r3, [pc, #4]	; (800115c <HAL_RCC_OscConfig+0x930>)
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	e014      	b.n	8001184 <HAL_RCC_OscConfig+0x958>
 800115a:	bf00      	nop
 800115c:	40021000 	.word	0x40021000
 8001160:	10908120 	.word	0x10908120
 8001164:	40007000 	.word	0x40007000
 8001168:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800116c:	2202      	movs	r2, #2
 800116e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001170:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	fa93 f2a3 	rbit	r2, r3
 800117a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	4bbb      	ldr	r3, [pc, #748]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 8001182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001184:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001188:	2102      	movs	r1, #2
 800118a:	6011      	str	r1, [r2, #0]
 800118c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	fa92 f1a2 	rbit	r1, r2
 8001196:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800119a:	6011      	str	r1, [r2, #0]
  return result;
 800119c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	fab2 f282 	clz	r2, r2
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	f002 021f 	and.w	r2, r2, #31
 80011b2:	2101      	movs	r1, #1
 80011b4:	fa01 f202 	lsl.w	r2, r1, r2
 80011b8:	4013      	ands	r3, r2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d099      	beq.n	80010f2 <HAL_RCC_OscConfig+0x8c6>
 80011be:	e063      	b.n	8001288 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011c0:	f7ff fa72 	bl	80006a8 <HAL_GetTick>
 80011c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011c8:	e00b      	b.n	80011e2 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011ca:	f7ff fa6d 	bl	80006a8 <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011da:	4293      	cmp	r3, r2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e225      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 80011e2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011e6:	2202      	movs	r2, #2
 80011e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ea:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	fa93 f2a3 	rbit	r2, r3
 80011f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011fe:	2202      	movs	r2, #2
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	fa93 f2a3 	rbit	r2, r3
 800120c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001210:	601a      	str	r2, [r3, #0]
  return result;
 8001212:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001216:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001218:	fab3 f383 	clz	r3, r3
 800121c:	b2db      	uxtb	r3, r3
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	b2db      	uxtb	r3, r3
 8001222:	f043 0302 	orr.w	r3, r3, #2
 8001226:	b2db      	uxtb	r3, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d102      	bne.n	8001232 <HAL_RCC_OscConfig+0xa06>
 800122c:	4b90      	ldr	r3, [pc, #576]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	e00d      	b.n	800124e <HAL_RCC_OscConfig+0xa22>
 8001232:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001236:	2202      	movs	r2, #2
 8001238:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	fa93 f2a3 	rbit	r2, r3
 8001244:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	4b89      	ldr	r3, [pc, #548]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 800124c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001252:	2102      	movs	r1, #2
 8001254:	6011      	str	r1, [r2, #0]
 8001256:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800125a:	6812      	ldr	r2, [r2, #0]
 800125c:	fa92 f1a2 	rbit	r1, r2
 8001260:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001264:	6011      	str	r1, [r2, #0]
  return result;
 8001266:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	fab2 f282 	clz	r2, r2
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001276:	b2d2      	uxtb	r2, r2
 8001278:	f002 021f 	and.w	r2, r2, #31
 800127c:	2101      	movs	r1, #1
 800127e:	fa01 f202 	lsl.w	r2, r1, r2
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d1a0      	bne.n	80011ca <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001288:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800128c:	2b01      	cmp	r3, #1
 800128e:	d105      	bne.n	800129c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001290:	4b77      	ldr	r3, [pc, #476]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 8001292:	69db      	ldr	r3, [r3, #28]
 8001294:	4a76      	ldr	r2, [pc, #472]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 8001296:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800129a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	f000 81c2 	beq.w	800162c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a8:	4b71      	ldr	r3, [pc, #452]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f003 030c 	and.w	r3, r3, #12
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	f000 819c 	beq.w	80015ee <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	69db      	ldr	r3, [r3, #28]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	f040 8114 	bne.w	80014ea <HAL_RCC_OscConfig+0xcbe>
 80012c2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80012ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012cc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	fa93 f2a3 	rbit	r2, r3
 80012d6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012da:	601a      	str	r2, [r3, #0]
  return result;
 80012dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012e0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012e2:	fab3 f383 	clz	r3, r3
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	461a      	mov	r2, r3
 80012f4:	2300      	movs	r3, #0
 80012f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f8:	f7ff f9d6 	bl	80006a8 <HAL_GetTick>
 80012fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001300:	e009      	b.n	8001316 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001302:	f7ff f9d1 	bl	80006a8 <HAL_GetTick>
 8001306:	4602      	mov	r2, r0
 8001308:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b02      	cmp	r3, #2
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e18b      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 8001316:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800131a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800131e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001320:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	fa93 f2a3 	rbit	r2, r3
 800132a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800132e:	601a      	str	r2, [r3, #0]
  return result;
 8001330:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001334:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001336:	fab3 f383 	clz	r3, r3
 800133a:	b2db      	uxtb	r3, r3
 800133c:	095b      	lsrs	r3, r3, #5
 800133e:	b2db      	uxtb	r3, r3
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b01      	cmp	r3, #1
 8001348:	d102      	bne.n	8001350 <HAL_RCC_OscConfig+0xb24>
 800134a:	4b49      	ldr	r3, [pc, #292]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	e01b      	b.n	8001388 <HAL_RCC_OscConfig+0xb5c>
 8001350:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001354:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001358:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	fa93 f2a3 	rbit	r2, r3
 8001364:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800136e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	fa93 f2a3 	rbit	r2, r3
 800137e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	4b3a      	ldr	r3, [pc, #232]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 8001386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001388:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800138c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001390:	6011      	str	r1, [r2, #0]
 8001392:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	fa92 f1a2 	rbit	r1, r2
 800139c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80013a0:	6011      	str	r1, [r2, #0]
  return result;
 80013a2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80013a6:	6812      	ldr	r2, [r2, #0]
 80013a8:	fab2 f282 	clz	r2, r2
 80013ac:	b2d2      	uxtb	r2, r2
 80013ae:	f042 0220 	orr.w	r2, r2, #32
 80013b2:	b2d2      	uxtb	r2, r2
 80013b4:	f002 021f 	and.w	r2, r2, #31
 80013b8:	2101      	movs	r1, #1
 80013ba:	fa01 f202 	lsl.w	r2, r1, r2
 80013be:	4013      	ands	r3, r2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d19e      	bne.n	8001302 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013c4:	4b2a      	ldr	r3, [pc, #168]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6a1b      	ldr	r3, [r3, #32]
 80013d8:	430b      	orrs	r3, r1
 80013da:	4925      	ldr	r1, [pc, #148]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	604b      	str	r3, [r1, #4]
 80013e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	fa93 f2a3 	rbit	r2, r3
 80013f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013f8:	601a      	str	r2, [r3, #0]
  return result;
 80013fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013fe:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001400:	fab3 f383 	clz	r3, r3
 8001404:	b2db      	uxtb	r3, r3
 8001406:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800140a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	461a      	mov	r2, r3
 8001412:	2301      	movs	r3, #1
 8001414:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001416:	f7ff f947 	bl	80006a8 <HAL_GetTick>
 800141a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800141e:	e009      	b.n	8001434 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001420:	f7ff f942 	bl	80006a8 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e0fc      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 8001434:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001438:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800143c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	fa93 f2a3 	rbit	r2, r3
 8001448:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800144c:	601a      	str	r2, [r3, #0]
  return result;
 800144e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001452:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001454:	fab3 f383 	clz	r3, r3
 8001458:	b2db      	uxtb	r3, r3
 800145a:	095b      	lsrs	r3, r3, #5
 800145c:	b2db      	uxtb	r3, r3
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b01      	cmp	r3, #1
 8001466:	d105      	bne.n	8001474 <HAL_RCC_OscConfig+0xc48>
 8001468:	4b01      	ldr	r3, [pc, #4]	; (8001470 <HAL_RCC_OscConfig+0xc44>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	e01e      	b.n	80014ac <HAL_RCC_OscConfig+0xc80>
 800146e:	bf00      	nop
 8001470:	40021000 	.word	0x40021000
 8001474:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001478:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800147c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	fa93 f2a3 	rbit	r2, r3
 8001488:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001492:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	fa93 f2a3 	rbit	r2, r3
 80014a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	4b63      	ldr	r3, [pc, #396]	; (8001638 <HAL_RCC_OscConfig+0xe0c>)
 80014aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ac:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80014b4:	6011      	str	r1, [r2, #0]
 80014b6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	fa92 f1a2 	rbit	r1, r2
 80014c0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80014c4:	6011      	str	r1, [r2, #0]
  return result;
 80014c6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	fab2 f282 	clz	r2, r2
 80014d0:	b2d2      	uxtb	r2, r2
 80014d2:	f042 0220 	orr.w	r2, r2, #32
 80014d6:	b2d2      	uxtb	r2, r2
 80014d8:	f002 021f 	and.w	r2, r2, #31
 80014dc:	2101      	movs	r1, #1
 80014de:	fa01 f202 	lsl.w	r2, r1, r2
 80014e2:	4013      	ands	r3, r2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d09b      	beq.n	8001420 <HAL_RCC_OscConfig+0xbf4>
 80014e8:	e0a0      	b.n	800162c <HAL_RCC_OscConfig+0xe00>
 80014ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	fa93 f2a3 	rbit	r2, r3
 80014fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001502:	601a      	str	r2, [r3, #0]
  return result;
 8001504:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001508:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150a:	fab3 f383 	clz	r3, r3
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001514:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	461a      	mov	r2, r3
 800151c:	2300      	movs	r3, #0
 800151e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff f8c2 	bl	80006a8 <HAL_GetTick>
 8001524:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001528:	e009      	b.n	800153e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800152a:	f7ff f8bd 	bl	80006a8 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e077      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
 800153e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001542:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001546:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001548:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	fa93 f2a3 	rbit	r2, r3
 8001552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001556:	601a      	str	r2, [r3, #0]
  return result;
 8001558:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800155c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155e:	fab3 f383 	clz	r3, r3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	095b      	lsrs	r3, r3, #5
 8001566:	b2db      	uxtb	r3, r3
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b01      	cmp	r3, #1
 8001570:	d102      	bne.n	8001578 <HAL_RCC_OscConfig+0xd4c>
 8001572:	4b31      	ldr	r3, [pc, #196]	; (8001638 <HAL_RCC_OscConfig+0xe0c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	e01b      	b.n	80015b0 <HAL_RCC_OscConfig+0xd84>
 8001578:	f107 0320 	add.w	r3, r7, #32
 800157c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001580:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001582:	f107 0320 	add.w	r3, r7, #32
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	fa93 f2a3 	rbit	r2, r3
 800158c:	f107 031c 	add.w	r3, r7, #28
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	f107 0318 	add.w	r3, r7, #24
 8001596:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	f107 0318 	add.w	r3, r7, #24
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	fa93 f2a3 	rbit	r2, r3
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	4b22      	ldr	r3, [pc, #136]	; (8001638 <HAL_RCC_OscConfig+0xe0c>)
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	f107 0210 	add.w	r2, r7, #16
 80015b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80015b8:	6011      	str	r1, [r2, #0]
 80015ba:	f107 0210 	add.w	r2, r7, #16
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	fa92 f1a2 	rbit	r1, r2
 80015c4:	f107 020c 	add.w	r2, r7, #12
 80015c8:	6011      	str	r1, [r2, #0]
  return result;
 80015ca:	f107 020c 	add.w	r2, r7, #12
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	fab2 f282 	clz	r2, r2
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	f042 0220 	orr.w	r2, r2, #32
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	f002 021f 	and.w	r2, r2, #31
 80015e0:	2101      	movs	r1, #1
 80015e2:	fa01 f202 	lsl.w	r2, r1, r2
 80015e6:	4013      	ands	r3, r2
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d19e      	bne.n	800152a <HAL_RCC_OscConfig+0xcfe>
 80015ec:	e01e      	b.n	800162c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e018      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015fc:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <HAL_RCC_OscConfig+0xe0c>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001604:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001608:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6a1b      	ldr	r3, [r3, #32]
 8001612:	429a      	cmp	r2, r3
 8001614:	d108      	bne.n	8001628 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001616:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800161a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e000      	b.n	800162e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021000 	.word	0x40021000

0800163c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b09e      	sub	sp, #120	; 0x78
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e162      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001654:	4b90      	ldr	r3, [pc, #576]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d910      	bls.n	8001684 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001662:	4b8d      	ldr	r3, [pc, #564]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f023 0207 	bic.w	r2, r3, #7
 800166a:	498b      	ldr	r1, [pc, #556]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	4313      	orrs	r3, r2
 8001670:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001672:	4b89      	ldr	r3, [pc, #548]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	d001      	beq.n	8001684 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e14a      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d008      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001690:	4b82      	ldr	r3, [pc, #520]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	497f      	ldr	r1, [pc, #508]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 80dc 	beq.w	8001868 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d13c      	bne.n	8001732 <HAL_RCC_ClockConfig+0xf6>
 80016b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016bc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80016c0:	fa93 f3a3 	rbit	r3, r3
 80016c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80016c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016c8:	fab3 f383 	clz	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	095b      	lsrs	r3, r3, #5
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d102      	bne.n	80016e2 <HAL_RCC_ClockConfig+0xa6>
 80016dc:	4b6f      	ldr	r3, [pc, #444]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	e00f      	b.n	8001702 <HAL_RCC_ClockConfig+0xc6>
 80016e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016e6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016ea:	fa93 f3a3 	rbit	r3, r3
 80016ee:	667b      	str	r3, [r7, #100]	; 0x64
 80016f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016f4:	663b      	str	r3, [r7, #96]	; 0x60
 80016f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016f8:	fa93 f3a3 	rbit	r3, r3
 80016fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016fe:	4b67      	ldr	r3, [pc, #412]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001702:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001706:	65ba      	str	r2, [r7, #88]	; 0x58
 8001708:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800170a:	fa92 f2a2 	rbit	r2, r2
 800170e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001710:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001712:	fab2 f282 	clz	r2, r2
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	f042 0220 	orr.w	r2, r2, #32
 800171c:	b2d2      	uxtb	r2, r2
 800171e:	f002 021f 	and.w	r2, r2, #31
 8001722:	2101      	movs	r1, #1
 8001724:	fa01 f202 	lsl.w	r2, r1, r2
 8001728:	4013      	ands	r3, r2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d17b      	bne.n	8001826 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e0f3      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d13c      	bne.n	80017b4 <HAL_RCC_ClockConfig+0x178>
 800173a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800173e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001742:	fa93 f3a3 	rbit	r3, r3
 8001746:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174a:	fab3 f383 	clz	r3, r3
 800174e:	b2db      	uxtb	r3, r3
 8001750:	095b      	lsrs	r3, r3, #5
 8001752:	b2db      	uxtb	r3, r3
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b01      	cmp	r3, #1
 800175c:	d102      	bne.n	8001764 <HAL_RCC_ClockConfig+0x128>
 800175e:	4b4f      	ldr	r3, [pc, #316]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	e00f      	b.n	8001784 <HAL_RCC_ClockConfig+0x148>
 8001764:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001768:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800176c:	fa93 f3a3 	rbit	r3, r3
 8001770:	647b      	str	r3, [r7, #68]	; 0x44
 8001772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001776:	643b      	str	r3, [r7, #64]	; 0x40
 8001778:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800177a:	fa93 f3a3 	rbit	r3, r3
 800177e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001780:	4b46      	ldr	r3, [pc, #280]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001784:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001788:	63ba      	str	r2, [r7, #56]	; 0x38
 800178a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800178c:	fa92 f2a2 	rbit	r2, r2
 8001790:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001792:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001794:	fab2 f282 	clz	r2, r2
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	f042 0220 	orr.w	r2, r2, #32
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	f002 021f 	and.w	r2, r2, #31
 80017a4:	2101      	movs	r1, #1
 80017a6:	fa01 f202 	lsl.w	r2, r1, r2
 80017aa:	4013      	ands	r3, r2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d13a      	bne.n	8001826 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0b2      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
 80017b4:	2302      	movs	r3, #2
 80017b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ba:	fa93 f3a3 	rbit	r3, r3
 80017be:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80017c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c2:	fab3 f383 	clz	r3, r3
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	095b      	lsrs	r3, r3, #5
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d102      	bne.n	80017dc <HAL_RCC_ClockConfig+0x1a0>
 80017d6:	4b31      	ldr	r3, [pc, #196]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	e00d      	b.n	80017f8 <HAL_RCC_ClockConfig+0x1bc>
 80017dc:	2302      	movs	r3, #2
 80017de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e2:	fa93 f3a3 	rbit	r3, r3
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
 80017e8:	2302      	movs	r3, #2
 80017ea:	623b      	str	r3, [r7, #32]
 80017ec:	6a3b      	ldr	r3, [r7, #32]
 80017ee:	fa93 f3a3 	rbit	r3, r3
 80017f2:	61fb      	str	r3, [r7, #28]
 80017f4:	4b29      	ldr	r3, [pc, #164]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 80017f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f8:	2202      	movs	r2, #2
 80017fa:	61ba      	str	r2, [r7, #24]
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	fa92 f2a2 	rbit	r2, r2
 8001802:	617a      	str	r2, [r7, #20]
  return result;
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	fab2 f282 	clz	r2, r2
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	f042 0220 	orr.w	r2, r2, #32
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	f002 021f 	and.w	r2, r2, #31
 8001816:	2101      	movs	r1, #1
 8001818:	fa01 f202 	lsl.w	r2, r1, r2
 800181c:	4013      	ands	r3, r2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e079      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001826:	4b1d      	ldr	r3, [pc, #116]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f023 0203 	bic.w	r2, r3, #3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	491a      	ldr	r1, [pc, #104]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001834:	4313      	orrs	r3, r2
 8001836:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001838:	f7fe ff36 	bl	80006a8 <HAL_GetTick>
 800183c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183e:	e00a      	b.n	8001856 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001840:	f7fe ff32 	bl	80006a8 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f241 3288 	movw	r2, #5000	; 0x1388
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e061      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <HAL_RCC_ClockConfig+0x260>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 020c 	and.w	r2, r3, #12
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	429a      	cmp	r2, r3
 8001866:	d1eb      	bne.n	8001840 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001868:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d214      	bcs.n	80018a0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001876:	4b08      	ldr	r3, [pc, #32]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f023 0207 	bic.w	r2, r3, #7
 800187e:	4906      	ldr	r1, [pc, #24]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	4313      	orrs	r3, r2
 8001884:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001886:	4b04      	ldr	r3, [pc, #16]	; (8001898 <HAL_RCC_ClockConfig+0x25c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	683a      	ldr	r2, [r7, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e040      	b.n	800191a <HAL_RCC_ClockConfig+0x2de>
 8001898:	40022000 	.word	0x40022000
 800189c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0304 	and.w	r3, r3, #4
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018ac:	4b1d      	ldr	r3, [pc, #116]	; (8001924 <HAL_RCC_ClockConfig+0x2e8>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	491a      	ldr	r1, [pc, #104]	; (8001924 <HAL_RCC_ClockConfig+0x2e8>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d009      	beq.n	80018de <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ca:	4b16      	ldr	r3, [pc, #88]	; (8001924 <HAL_RCC_ClockConfig+0x2e8>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	4912      	ldr	r1, [pc, #72]	; (8001924 <HAL_RCC_ClockConfig+0x2e8>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018de:	f000 f829 	bl	8001934 <HAL_RCC_GetSysClockFreq>
 80018e2:	4601      	mov	r1, r0
 80018e4:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <HAL_RCC_ClockConfig+0x2e8>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018ec:	22f0      	movs	r2, #240	; 0xf0
 80018ee:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	fa92 f2a2 	rbit	r2, r2
 80018f6:	60fa      	str	r2, [r7, #12]
  return result;
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	fab2 f282 	clz	r2, r2
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	40d3      	lsrs	r3, r2
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <HAL_RCC_ClockConfig+0x2ec>)
 8001904:	5cd3      	ldrb	r3, [r2, r3]
 8001906:	fa21 f303 	lsr.w	r3, r1, r3
 800190a:	4a08      	ldr	r2, [pc, #32]	; (800192c <HAL_RCC_ClockConfig+0x2f0>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800190e:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_RCC_ClockConfig+0x2f4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fe84 	bl	8000620 <HAL_InitTick>
  
  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3778      	adds	r7, #120	; 0x78
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40021000 	.word	0x40021000
 8001928:	08001a78 	.word	0x08001a78
 800192c:	20000000 	.word	0x20000000
 8001930:	20000004 	.word	0x20000004

08001934 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001934:	b480      	push	{r7}
 8001936:	b08b      	sub	sp, #44	; 0x2c
 8001938:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
 800193e:	2300      	movs	r3, #0
 8001940:	61bb      	str	r3, [r7, #24]
 8001942:	2300      	movs	r3, #0
 8001944:	627b      	str	r3, [r7, #36]	; 0x24
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800194a:	2300      	movs	r3, #0
 800194c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800194e:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	f003 030c 	and.w	r3, r3, #12
 800195a:	2b04      	cmp	r3, #4
 800195c:	d002      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x30>
 800195e:	2b08      	cmp	r3, #8
 8001960:	d003      	beq.n	800196a <HAL_RCC_GetSysClockFreq+0x36>
 8001962:	e03c      	b.n	80019de <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001964:	4b24      	ldr	r3, [pc, #144]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001966:	623b      	str	r3, [r7, #32]
      break;
 8001968:	e03c      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001970:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001974:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	fa92 f2a2 	rbit	r2, r2
 800197c:	607a      	str	r2, [r7, #4]
  return result;
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	fab2 f282 	clz	r2, r2
 8001984:	b2d2      	uxtb	r2, r2
 8001986:	40d3      	lsrs	r3, r2
 8001988:	4a1c      	ldr	r2, [pc, #112]	; (80019fc <HAL_RCC_GetSysClockFreq+0xc8>)
 800198a:	5cd3      	ldrb	r3, [r2, r3]
 800198c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	220f      	movs	r2, #15
 8001998:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	fa92 f2a2 	rbit	r2, r2
 80019a0:	60fa      	str	r2, [r7, #12]
  return result;
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	fab2 f282 	clz	r2, r2
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	40d3      	lsrs	r3, r2
 80019ac:	4a14      	ldr	r2, [pc, #80]	; (8001a00 <HAL_RCC_GetSysClockFreq+0xcc>)
 80019ae:	5cd3      	ldrb	r3, [r2, r3]
 80019b0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d008      	beq.n	80019ce <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80019bc:	4a0e      	ldr	r2, [pc, #56]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	fb02 f303 	mul.w	r3, r2, r3
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
 80019cc:	e004      	b.n	80019d8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <HAL_RCC_GetSysClockFreq+0xd0>)
 80019d2:	fb02 f303 	mul.w	r3, r2, r3
 80019d6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80019d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019da:	623b      	str	r3, [r7, #32]
      break;
 80019dc:	e002      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019e0:	623b      	str	r3, [r7, #32]
      break;
 80019e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019e4:	6a3b      	ldr	r3, [r7, #32]
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	372c      	adds	r7, #44	; 0x2c
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40021000 	.word	0x40021000
 80019f8:	007a1200 	.word	0x007a1200
 80019fc:	08001a88 	.word	0x08001a88
 8001a00:	08001a98 	.word	0x08001a98
 8001a04:	003d0900 	.word	0x003d0900

08001a08 <__libc_init_array>:
 8001a08:	b570      	push	{r4, r5, r6, lr}
 8001a0a:	4e0d      	ldr	r6, [pc, #52]	; (8001a40 <__libc_init_array+0x38>)
 8001a0c:	4c0d      	ldr	r4, [pc, #52]	; (8001a44 <__libc_init_array+0x3c>)
 8001a0e:	1ba4      	subs	r4, r4, r6
 8001a10:	10a4      	asrs	r4, r4, #2
 8001a12:	2500      	movs	r5, #0
 8001a14:	42a5      	cmp	r5, r4
 8001a16:	d109      	bne.n	8001a2c <__libc_init_array+0x24>
 8001a18:	4e0b      	ldr	r6, [pc, #44]	; (8001a48 <__libc_init_array+0x40>)
 8001a1a:	4c0c      	ldr	r4, [pc, #48]	; (8001a4c <__libc_init_array+0x44>)
 8001a1c:	f000 f820 	bl	8001a60 <_init>
 8001a20:	1ba4      	subs	r4, r4, r6
 8001a22:	10a4      	asrs	r4, r4, #2
 8001a24:	2500      	movs	r5, #0
 8001a26:	42a5      	cmp	r5, r4
 8001a28:	d105      	bne.n	8001a36 <__libc_init_array+0x2e>
 8001a2a:	bd70      	pop	{r4, r5, r6, pc}
 8001a2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a30:	4798      	blx	r3
 8001a32:	3501      	adds	r5, #1
 8001a34:	e7ee      	b.n	8001a14 <__libc_init_array+0xc>
 8001a36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a3a:	4798      	blx	r3
 8001a3c:	3501      	adds	r5, #1
 8001a3e:	e7f2      	b.n	8001a26 <__libc_init_array+0x1e>
 8001a40:	08001aa8 	.word	0x08001aa8
 8001a44:	08001aa8 	.word	0x08001aa8
 8001a48:	08001aa8 	.word	0x08001aa8
 8001a4c:	08001aac 	.word	0x08001aac

08001a50 <memset>:
 8001a50:	4402      	add	r2, r0
 8001a52:	4603      	mov	r3, r0
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d100      	bne.n	8001a5a <memset+0xa>
 8001a58:	4770      	bx	lr
 8001a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8001a5e:	e7f9      	b.n	8001a54 <memset+0x4>

08001a60 <_init>:
 8001a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a62:	bf00      	nop
 8001a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a66:	bc08      	pop	{r3}
 8001a68:	469e      	mov	lr, r3
 8001a6a:	4770      	bx	lr

08001a6c <_fini>:
 8001a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a6e:	bf00      	nop
 8001a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a72:	bc08      	pop	{r3}
 8001a74:	469e      	mov	lr, r3
 8001a76:	4770      	bx	lr
