// Seed: 2913531576
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    output tri0 id_9
);
  wire id_11;
  assign id_0 = 1 ? id_3 : 1;
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5
);
  logic id_7 = 1;
  module_0(
      id_0, id_0, id_0, id_2, id_5, id_3, id_5, id_4, id_2, id_0
  );
  always @(id_7 or id_1) id_7 <= 1;
endmodule
