
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001de4  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20070000  00081de4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000020c  20070430  00082214  00020430  2**2
                  ALLOC
  3 .stack        00002004  2007063c  00082420  00020430  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020459  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000a0d5  00000000  00000000  000204b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001de4  00000000  00000000  0002a587  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000059d5  00000000  00000000  0002c36b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000880  00000000  00000000  00031d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000750  00000000  00000000  000325c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018880  00000000  00000000  00032d10  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f17e  00000000  00000000  0004b590  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005ff9f  00000000  00000000  0005a70e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000011f0  00000000  00000000  000ba6b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072640 	.word	0x20072640
   80004:	00080f91 	.word	0x00080f91
   80008:	00080f8d 	.word	0x00080f8d
   8000c:	00080f8d 	.word	0x00080f8d
   80010:	00080f8d 	.word	0x00080f8d
   80014:	00080f8d 	.word	0x00080f8d
   80018:	00080f8d 	.word	0x00080f8d
	...
   8002c:	00080f8d 	.word	0x00080f8d
   80030:	00080f8d 	.word	0x00080f8d
   80034:	00000000 	.word	0x00000000
   80038:	00080f8d 	.word	0x00080f8d
   8003c:	00080f8d 	.word	0x00080f8d
   80040:	00080f8d 	.word	0x00080f8d
   80044:	00080f8d 	.word	0x00080f8d
   80048:	00080f8d 	.word	0x00080f8d
   8004c:	00080f8d 	.word	0x00080f8d
   80050:	00080f8d 	.word	0x00080f8d
   80054:	00080f8d 	.word	0x00080f8d
   80058:	00080f8d 	.word	0x00080f8d
   8005c:	00080f8d 	.word	0x00080f8d
   80060:	00080f8d 	.word	0x00080f8d
   80064:	00080f8d 	.word	0x00080f8d
   80068:	00000000 	.word	0x00000000
   8006c:	00080dfd 	.word	0x00080dfd
   80070:	00080e11 	.word	0x00080e11
   80074:	00080e25 	.word	0x00080e25
   80078:	00080e39 	.word	0x00080e39
	...
   80084:	00080f8d 	.word	0x00080f8d
   80088:	00080f8d 	.word	0x00080f8d
   8008c:	00080f8d 	.word	0x00080f8d
   80090:	00080f8d 	.word	0x00080f8d
   80094:	00080f8d 	.word	0x00080f8d
   80098:	00080f8d 	.word	0x00080f8d
   8009c:	00080f8d 	.word	0x00080f8d
   800a0:	00080f8d 	.word	0x00080f8d
   800a4:	00000000 	.word	0x00000000
   800a8:	00080f8d 	.word	0x00080f8d
   800ac:	00080235 	.word	0x00080235
   800b0:	00080f8d 	.word	0x00080f8d
   800b4:	00080f8d 	.word	0x00080f8d
   800b8:	00080f8d 	.word	0x00080f8d
   800bc:	00080f8d 	.word	0x00080f8d
   800c0:	00080f8d 	.word	0x00080f8d
   800c4:	00080f8d 	.word	0x00080f8d
   800c8:	00080f8d 	.word	0x00080f8d
   800cc:	00080f8d 	.word	0x00080f8d
   800d0:	00080f8d 	.word	0x00080f8d
   800d4:	00080f8d 	.word	0x00080f8d
   800d8:	00080f8d 	.word	0x00080f8d
   800dc:	00080f8d 	.word	0x00080f8d
   800e0:	00080f8d 	.word	0x00080f8d
   800e4:	00080f8d 	.word	0x00080f8d
   800e8:	00080f8d 	.word	0x00080f8d
   800ec:	00080f8d 	.word	0x00080f8d
   800f0:	00080f8d 	.word	0x00080f8d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070430 	.word	0x20070430
   80110:	00000000 	.word	0x00000000
   80114:	00081de4 	.word	0x00081de4

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070434 	.word	0x20070434
   80144:	00081de4 	.word	0x00081de4
   80148:	00081de4 	.word	0x00081de4
   8014c:	00000000 	.word	0x00000000

00080150 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80150:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80152:	2401      	movs	r4, #1
   80154:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80156:	2500      	movs	r5, #0
   80158:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8015a:	f240 2402 	movw	r4, #514	; 0x202
   8015e:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80162:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80166:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8016a:	6844      	ldr	r4, [r0, #4]
   8016c:	0052      	lsls	r2, r2, #1
   8016e:	fbb1 f1f2 	udiv	r1, r1, r2
   80172:	1e4a      	subs	r2, r1, #1
   80174:	0212      	lsls	r2, r2, #8
   80176:	b292      	uxth	r2, r2
   80178:	4323      	orrs	r3, r4
   8017a:	431a      	orrs	r2, r3
   8017c:	6042      	str	r2, [r0, #4]
	return 0;
}
   8017e:	4628      	mov	r0, r5
   80180:	bc30      	pop	{r4, r5}
   80182:	4770      	bx	lr

00080184 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80184:	6843      	ldr	r3, [r0, #4]
   80186:	0109      	lsls	r1, r1, #4
   80188:	f001 0110 	and.w	r1, r1, #16
   8018c:	430b      	orrs	r3, r1
   8018e:	6043      	str	r3, [r0, #4]
   80190:	4770      	bx	lr
   80192:	bf00      	nop

00080194 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80194:	6843      	ldr	r3, [r0, #4]
   80196:	01d2      	lsls	r2, r2, #7
   80198:	b2d2      	uxtb	r2, r2
   8019a:	4319      	orrs	r1, r3
   8019c:	4311      	orrs	r1, r2
   8019e:	6041      	str	r1, [r0, #4]
   801a0:	4770      	bx	lr
   801a2:	bf00      	nop

000801a4 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801a4:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801a6:	6844      	ldr	r4, [r0, #4]
   801a8:	0609      	lsls	r1, r1, #24
   801aa:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   801ae:	4322      	orrs	r2, r4
   801b0:	430a      	orrs	r2, r1
   801b2:	071b      	lsls	r3, r3, #28
   801b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   801b8:	4313      	orrs	r3, r2
   801ba:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   801bc:	bc10      	pop	{r4}
   801be:	4770      	bx	lr

000801c0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   801c0:	2302      	movs	r3, #2
   801c2:	6003      	str	r3, [r0, #0]
   801c4:	4770      	bx	lr
   801c6:	bf00      	nop

000801c8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   801c8:	2301      	movs	r3, #1
   801ca:	fa03 f101 	lsl.w	r1, r3, r1
   801ce:	6101      	str	r1, [r0, #16]
   801d0:	4770      	bx	lr
   801d2:	bf00      	nop

000801d4 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   801d4:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   801d6:	bf9a      	itte	ls
   801d8:	3050      	addls	r0, #80	; 0x50
   801da:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   801de:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   801e0:	4770      	bx	lr
   801e2:	bf00      	nop

000801e4 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   801e4:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   801e6:	4770      	bx	lr

000801e8 <modifyOutPut>:


//Modifierar filtervärdet man har fått ut av filtret baserat på potentiometer
uint32_t modifyOutPut(uint32_t filtervalue,uint32_t analogValue){

	if(analogValue <= 819){
   801e8:	f5b1 7f4d 	cmp.w	r1, #820	; 0x334
   801ec:	d320      	bcc.n	80230 <modifyOutPut+0x48>
		return 0;
		}else if((analogValue >819)&&(analogValue<=1638)){
   801ee:	f5a1 724d 	sub.w	r2, r1, #820	; 0x334
   801f2:	f240 3332 	movw	r3, #818	; 0x332
   801f6:	429a      	cmp	r2, r3
   801f8:	d801      	bhi.n	801fe <modifyOutPut+0x16>
		return (filtervalue/4);
   801fa:	0880      	lsrs	r0, r0, #2
   801fc:	4770      	bx	lr
		}else if((analogValue>1638)&&(analogValue<=2457)){
   801fe:	f2a1 6267 	subw	r2, r1, #1639	; 0x667
   80202:	f240 3332 	movw	r3, #818	; 0x332
   80206:	429a      	cmp	r2, r3
   80208:	d801      	bhi.n	8020e <modifyOutPut+0x26>
		return (filtervalue/2);
   8020a:	0840      	lsrs	r0, r0, #1
   8020c:	4770      	bx	lr
		}else if((analogValue>2457)&&(analogValue<3276)){
   8020e:	f6a1 129a 	subw	r2, r1, #2458	; 0x99a
   80212:	f240 3331 	movw	r3, #817	; 0x331
   80216:	429a      	cmp	r2, r3
   80218:	d803      	bhi.n	80222 <modifyOutPut+0x3a>
		return ((filtervalue*3)/4);
   8021a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8021e:	0880      	lsrs	r0, r0, #2
   80220:	4770      	bx	lr
		}else if((analogValue>3276)&&(analogValue<4095)){
   80222:	f6a1 41cd 	subw	r1, r1, #3277	; 0xccd
   80226:	f240 3331 	movw	r3, #817	; 0x331
   8022a:	4299      	cmp	r1, r3
   8022c:	d901      	bls.n	80232 <modifyOutPut+0x4a>
		return filtervalue;
	}
   8022e:	4770      	bx	lr

//Modifierar filtervärdet man har fått ut av filtret baserat på potentiometer
uint32_t modifyOutPut(uint32_t filtervalue,uint32_t analogValue){

	if(analogValue <= 819){
		return 0;
   80230:	2000      	movs	r0, #0
		}else if((analogValue>2457)&&(analogValue<3276)){
		return ((filtervalue*3)/4);
		}else if((analogValue>3276)&&(analogValue<4095)){
		return filtervalue;
	}
   80232:	4770      	bx	lr

00080234 <TC0_Handler>:
#include "Filter/sevenToNinekHz.h"
/**
*  Hanterar interruptet som då utför filtret
*/
void TC0_Handler(void)
{
   80234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80238:	b082      	sub	sp, #8
	uint32_t invalue, outvalue;
	uint32_t out0,out1,out2,out3;
	uint32_t analogpin0,analogpin1,analogpin2,analogpin3;

	
	ul_dummy = tc_get_status(TC0, 0);
   8023a:	2100      	movs	r1, #0
   8023c:	4829      	ldr	r0, [pc, #164]	; (802e4 <TC0_Handler+0xb0>)
   8023e:	4b2a      	ldr	r3, [pc, #168]	; (802e8 <TC0_Handler+0xb4>)
   80240:	4798      	blx	r3
   80242:	9001      	str	r0, [sp, #4]

	
	UNUSED(ul_dummy);
   80244:	9b01      	ldr	r3, [sp, #4]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80246:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8024a:	4b28      	ldr	r3, [pc, #160]	; (802ec <TC0_Handler+0xb8>)
   8024c:	631a      	str	r2, [r3, #48]	; 0x30
	
	ioport_set_pin_level(CHECK_PIN,HIGH);		// Sätter pin 22 hög
	adc_start(ADC);								// Startar ADC
   8024e:	4828      	ldr	r0, [pc, #160]	; (802f0 <TC0_Handler+0xbc>)
   80250:	4b28      	ldr	r3, [pc, #160]	; (802f4 <TC0_Handler+0xc0>)
   80252:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // väntar till DRDY blir hög
   80254:	4d26      	ldr	r5, [pc, #152]	; (802f0 <TC0_Handler+0xbc>)
   80256:	4c28      	ldr	r4, [pc, #160]	; (802f8 <TC0_Handler+0xc4>)
   80258:	4628      	mov	r0, r5
   8025a:	47a0      	blx	r4
   8025c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   80260:	d0fa      	beq.n	80258 <TC0_Handler+0x24>

	invalue=adc_get_channel_value(ADC,ADC_CHANNEL_10);			// Läser av värdet på analogpin8 som är själva ljud signalen
   80262:	4e23      	ldr	r6, [pc, #140]	; (802f0 <TC0_Handler+0xbc>)
   80264:	210a      	movs	r1, #10
   80266:	4630      	mov	r0, r6
   80268:	4d24      	ldr	r5, [pc, #144]	; (802fc <TC0_Handler+0xc8>)
   8026a:	47a8      	blx	r5
   8026c:	4681      	mov	r9, r0
	
	//Filter 1-2500 Hz
	out0 = 0;
	out0 = oneHzToTwoFivekHz(invalue);//FUNGERAR BRA MEN SIGNALEN GÅR UPP LÅNGSAMT
   8026e:	4b24      	ldr	r3, [pc, #144]	; (80300 <TC0_Handler+0xcc>)
   80270:	4798      	blx	r3
   80272:	4604      	mov	r4, r0
	analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_7);
   80274:	2107      	movs	r1, #7
   80276:	4630      	mov	r0, r6
   80278:	47a8      	blx	r5
	out0 = modifyOutPut(out0,analogpin0);
   8027a:	4601      	mov	r1, r0
   8027c:	4620      	mov	r0, r4
   8027e:	4f21      	ldr	r7, [pc, #132]	; (80304 <TC0_Handler+0xd0>)
   80280:	47b8      	blx	r7
   80282:	4682      	mov	sl, r0
	//Filter 2500-5000 Hz
	out1 = 0;
	out1 = twofiveToFivekHz(invalue);//FUNGERAR BRA
   80284:	4648      	mov	r0, r9
   80286:	4b20      	ldr	r3, [pc, #128]	; (80308 <TC0_Handler+0xd4>)
   80288:	4798      	blx	r3
   8028a:	4604      	mov	r4, r0
	analogpin1 = adc_get_channel_value(ADC,ADC_CHANNEL_6);
   8028c:	2106      	movs	r1, #6
   8028e:	4630      	mov	r0, r6
   80290:	47a8      	blx	r5
	out1 = modifyOutPut(out1,analogpin1);
   80292:	4601      	mov	r1, r0
   80294:	4620      	mov	r0, r4
   80296:	47b8      	blx	r7
   80298:	4604      	mov	r4, r0
	//Filter 5000-7500 Hz
	out2 = 0;
	out2 = fiveToSevenkHz(invalue);//FUNGERAR BRA
   8029a:	4648      	mov	r0, r9
   8029c:	4b1b      	ldr	r3, [pc, #108]	; (8030c <TC0_Handler+0xd8>)
   8029e:	4798      	blx	r3
   802a0:	4680      	mov	r8, r0
	analogpin2 = adc_get_channel_value(ADC,ADC_CHANNEL_5);
   802a2:	2105      	movs	r1, #5
   802a4:	4630      	mov	r0, r6
   802a6:	47a8      	blx	r5
	out2 = modifyOutPut(out2,analogpin2);
   802a8:	4601      	mov	r1, r0
   802aa:	4640      	mov	r0, r8
   802ac:	47b8      	blx	r7
   802ae:	4680      	mov	r8, r0
	//Filter 7500-9999 Hz
	out3 = 0;
	out3 = sevenToNinekHz(invalue);//FUNGERAR BRA
   802b0:	4648      	mov	r0, r9
   802b2:	4b17      	ldr	r3, [pc, #92]	; (80310 <TC0_Handler+0xdc>)
   802b4:	4798      	blx	r3
   802b6:	4681      	mov	r9, r0
	analogpin3 = adc_get_channel_value(ADC,ADC_CHANNEL_4);
   802b8:	2104      	movs	r1, #4
   802ba:	4630      	mov	r0, r6
   802bc:	47a8      	blx	r5
	out3 = modifyOutPut(out3,analogpin3);
   802be:	4601      	mov	r1, r0
   802c0:	4648      	mov	r0, r9
   802c2:	47b8      	blx	r7

	//OUTPUT
	outvalue = (out0+out1+out2+out3)+2048;							//lägger till filter på outvalue som skickas till DAC. 2048 lägger till offset!! på ~1.4 V
	
	
	dacc_write_conversion_data(DACC,outvalue);	// Skickar ut värdet på DAC
   802c4:	eb0a 0104 	add.w	r1, sl, r4
   802c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
   802cc:	4441      	add	r1, r8
   802ce:	4401      	add	r1, r0
   802d0:	4810      	ldr	r0, [pc, #64]	; (80314 <TC0_Handler+0xe0>)
   802d2:	4b11      	ldr	r3, [pc, #68]	; (80318 <TC0_Handler+0xe4>)
   802d4:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   802d6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   802da:	4b04      	ldr	r3, [pc, #16]	; (802ec <TC0_Handler+0xb8>)
   802dc:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// Sätter pin22 låg
	
}
   802de:	b002      	add	sp, #8
   802e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   802e4:	40080000 	.word	0x40080000
   802e8:	00080a65 	.word	0x00080a65
   802ec:	400e1000 	.word	0x400e1000
   802f0:	400c0000 	.word	0x400c0000
   802f4:	000801c1 	.word	0x000801c1
   802f8:	000801e5 	.word	0x000801e5
   802fc:	000801d5 	.word	0x000801d5
   80300:	00080481 	.word	0x00080481
   80304:	000801e9 	.word	0x000801e9
   80308:	00080739 	.word	0x00080739
   8030c:	00080321 	.word	0x00080321
   80310:	000805d9 	.word	0x000805d9
   80314:	400c8000 	.word	0x400c8000
   80318:	000809d5 	.word	0x000809d5
   8031c:	00000000 	.word	0x00000000

00080320 <fiveToSevenkHz>:


/*-------------------------------------------------*/

//5000-7500 Hz
uint32_t fiveToSevenkHz(uint32_t invalue){
   80320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80324:	4b44      	ldr	r3, [pc, #272]	; (80438 <fiveToSevenkHz+0x118>)
   80326:	689a      	ldr	r2, [r3, #8]
   80328:	60da      	str	r2, [r3, #12]
   8032a:	6859      	ldr	r1, [r3, #4]
   8032c:	6099      	str	r1, [r3, #8]
   8032e:	681a      	ldr	r2, [r3, #0]
   80330:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80332:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80334:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80338:	4c40      	ldr	r4, [pc, #256]	; (8043c <fiveToSevenkHz+0x11c>)
   8033a:	6862      	ldr	r2, [r4, #4]
   8033c:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   8033e:	60e5      	str	r5, [r4, #12]
   80340:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80342:	4f3f      	ldr	r7, [pc, #252]	; (80440 <fiveToSevenkHz+0x120>)
   80344:	fb07 f101 	mul.w	r1, r7, r1
   80348:	fb08 1000 	mla	r0, r8, r0, r1
   8034c:	4e3d      	ldr	r6, [pc, #244]	; (80444 <fiveToSevenkHz+0x124>)
   8034e:	fb86 1300 	smull	r1, r3, r6, r0
   80352:	17c0      	asrs	r0, r0, #31
   80354:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80358:	4b3b      	ldr	r3, [pc, #236]	; (80448 <fiveToSevenkHz+0x128>)
   8035a:	fb03 f305 	mul.w	r3, r3, r5
   8035e:	493b      	ldr	r1, [pc, #236]	; (8044c <fiveToSevenkHz+0x12c>)
   80360:	fb01 3302 	mla	r3, r1, r2, r3
   80364:	fb86 1203 	smull	r1, r2, r6, r3
   80368:	17db      	asrs	r3, r3, #31
   8036a:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   8036e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80478 <fiveToSevenkHz+0x158>
   80372:	4418      	add	r0, r3
   80374:	47c8      	blx	r9
   80376:	4d36      	ldr	r5, [pc, #216]	; (80450 <fiveToSevenkHz+0x130>)
   80378:	47a8      	blx	r5
   8037a:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   8037c:	4b35      	ldr	r3, [pc, #212]	; (80454 <fiveToSevenkHz+0x134>)
   8037e:	689a      	ldr	r2, [r3, #8]
   80380:	60da      	str	r2, [r3, #12]
   80382:	6859      	ldr	r1, [r3, #4]
   80384:	6099      	str	r1, [r3, #8]
   80386:	681a      	ldr	r2, [r3, #0]
   80388:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   8038a:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   8038c:	4c32      	ldr	r4, [pc, #200]	; (80458 <fiveToSevenkHz+0x138>)
   8038e:	6862      	ldr	r2, [r4, #4]
   80390:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80392:	60e3      	str	r3, [r4, #12]
   80394:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80396:	fb07 f101 	mul.w	r1, r7, r1
   8039a:	fb08 1000 	mla	r0, r8, r0, r1
   8039e:	fb86 e100 	smull	lr, r1, r6, r0
   803a2:	17c0      	asrs	r0, r0, #31
   803a4:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   803a8:	492c      	ldr	r1, [pc, #176]	; (8045c <fiveToSevenkHz+0x13c>)
   803aa:	fb01 f303 	mul.w	r3, r1, r3
   803ae:	f06f 014d 	mvn.w	r1, #77	; 0x4d
   803b2:	fb01 3302 	mla	r3, r1, r2, r3
   803b6:	fb86 1203 	smull	r1, r2, r6, r3
   803ba:	17db      	asrs	r3, r3, #31
   803bc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   803c0:	4418      	add	r0, r3
   803c2:	47c8      	blx	r9
   803c4:	47a8      	blx	r5
   803c6:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   803c8:	4b25      	ldr	r3, [pc, #148]	; (80460 <fiveToSevenkHz+0x140>)
   803ca:	689a      	ldr	r2, [r3, #8]
   803cc:	60da      	str	r2, [r3, #12]
   803ce:	f8d3 e004 	ldr.w	lr, [r3, #4]
   803d2:	f8c3 e008 	str.w	lr, [r3, #8]
   803d6:	681a      	ldr	r2, [r3, #0]
   803d8:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   803da:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   803dc:	4c21      	ldr	r4, [pc, #132]	; (80464 <fiveToSevenkHz+0x144>)
   803de:	6862      	ldr	r2, [r4, #4]
   803e0:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   803e2:	60e1      	str	r1, [r4, #12]
   803e4:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.08);
	ysection3[1] = totsumsection3;
   803e6:	fb07 f70e 	mul.w	r7, r7, lr
   803ea:	fb08 7000 	mla	r0, r8, r0, r7
   803ee:	fb86 7300 	smull	r7, r3, r6, r0
   803f2:	17c0      	asrs	r0, r0, #31
   803f4:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   803f8:	4b1b      	ldr	r3, [pc, #108]	; (80468 <fiveToSevenkHz+0x148>)
   803fa:	fb03 f301 	mul.w	r3, r3, r1
   803fe:	f46f 7112 	mvn.w	r1, #584	; 0x248
   80402:	fb01 3302 	mla	r3, r1, r2, r3
   80406:	fb86 2603 	smull	r2, r6, r6, r3
   8040a:	17db      	asrs	r3, r3, #31
   8040c:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80410:	4418      	add	r0, r3
   80412:	4b16      	ldr	r3, [pc, #88]	; (8046c <fiveToSevenkHz+0x14c>)
   80414:	4798      	blx	r3
   80416:	a306      	add	r3, pc, #24	; (adr r3, 80430 <fiveToSevenkHz+0x110>)
   80418:	e9d3 2300 	ldrd	r2, r3, [r3]
   8041c:	4e14      	ldr	r6, [pc, #80]	; (80470 <fiveToSevenkHz+0x150>)
   8041e:	47b0      	blx	r6
   80420:	4b14      	ldr	r3, [pc, #80]	; (80474 <fiveToSevenkHz+0x154>)
   80422:	4798      	blx	r3
   80424:	47a8      	blx	r5
   80426:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   80428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8042c:	f3af 8000 	nop.w
   80430:	47ae147b 	.word	0x47ae147b
   80434:	3fb47ae1 	.word	0x3fb47ae1
   80438:	2007044c 	.word	0x2007044c
   8043c:	2007047c 	.word	0x2007047c
   80440:	fffffc18 	.word	0xfffffc18
   80444:	10624dd3 	.word	0x10624dd3
   80448:	fffffd24 	.word	0xfffffd24
   8044c:	fffffb62 	.word	0xfffffb62
   80450:	00081c31 	.word	0x00081c31
   80454:	2007045c 	.word	0x2007045c
   80458:	2007048c 	.word	0x2007048c
   8045c:	fffffd75 	.word	0xfffffd75
   80460:	2007046c 	.word	0x2007046c
   80464:	2007049c 	.word	0x2007049c
   80468:	fffffe62 	.word	0xfffffe62
   8046c:	00081485 	.word	0x00081485
   80470:	00081551 	.word	0x00081551
   80474:	00081975 	.word	0x00081975
   80478:	00081b89 	.word	0x00081b89
   8047c:	00000000 	.word	0x00000000

00080480 <oneHzToTwoFivekHz>:


/*-------------------------------------------------*/

//1-2500 Hz
uint32_t oneHzToTwoFivekHz(uint32_t invalue){
   80480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80484:	4b44      	ldr	r3, [pc, #272]	; (80598 <oneHzToTwoFivekHz+0x118>)
   80486:	689a      	ldr	r2, [r3, #8]
   80488:	60da      	str	r2, [r3, #12]
   8048a:	6859      	ldr	r1, [r3, #4]
   8048c:	6099      	str	r1, [r3, #8]
   8048e:	681a      	ldr	r2, [r3, #0]
   80490:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80492:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80494:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80498:	4c40      	ldr	r4, [pc, #256]	; (8059c <oneHzToTwoFivekHz+0x11c>)
   8049a:	6862      	ldr	r2, [r4, #4]
   8049c:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   8049e:	60e5      	str	r5, [r4, #12]
   804a0:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   804a2:	4f3f      	ldr	r7, [pc, #252]	; (805a0 <oneHzToTwoFivekHz+0x120>)
   804a4:	fb07 f101 	mul.w	r1, r7, r1
   804a8:	fb08 1000 	mla	r0, r8, r0, r1
   804ac:	4e3d      	ldr	r6, [pc, #244]	; (805a4 <oneHzToTwoFivekHz+0x124>)
   804ae:	fb86 1300 	smull	r1, r3, r6, r0
   804b2:	17c0      	asrs	r0, r0, #31
   804b4:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   804b8:	4b3b      	ldr	r3, [pc, #236]	; (805a8 <oneHzToTwoFivekHz+0x128>)
   804ba:	fb03 f305 	mul.w	r3, r3, r5
   804be:	f240 71cf 	movw	r1, #1999	; 0x7cf
   804c2:	fb01 3302 	mla	r3, r1, r2, r3
   804c6:	fb86 1203 	smull	r1, r2, r6, r3
   804ca:	17db      	asrs	r3, r3, #31
   804cc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   804d0:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 805d0 <oneHzToTwoFivekHz+0x150>
   804d4:	4418      	add	r0, r3
   804d6:	47c8      	blx	r9
   804d8:	4d34      	ldr	r5, [pc, #208]	; (805ac <oneHzToTwoFivekHz+0x12c>)
   804da:	47a8      	blx	r5
   804dc:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   804de:	4b34      	ldr	r3, [pc, #208]	; (805b0 <oneHzToTwoFivekHz+0x130>)
   804e0:	689a      	ldr	r2, [r3, #8]
   804e2:	60da      	str	r2, [r3, #12]
   804e4:	6859      	ldr	r1, [r3, #4]
   804e6:	6099      	str	r1, [r3, #8]
   804e8:	681a      	ldr	r2, [r3, #0]
   804ea:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   804ec:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   804ee:	4c31      	ldr	r4, [pc, #196]	; (805b4 <oneHzToTwoFivekHz+0x134>)
   804f0:	6862      	ldr	r2, [r4, #4]
   804f2:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   804f4:	60e3      	str	r3, [r4, #12]
   804f6:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   804f8:	fb07 f101 	mul.w	r1, r7, r1
   804fc:	fb08 1000 	mla	r0, r8, r0, r1
   80500:	fb86 e100 	smull	lr, r1, r6, r0
   80504:	17c0      	asrs	r0, r0, #31
   80506:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   8050a:	f46f 71ee 	mvn.w	r1, #476	; 0x1dc
   8050e:	fb01 f303 	mul.w	r3, r1, r3
   80512:	f240 4115 	movw	r1, #1045	; 0x415
   80516:	fb01 3302 	mla	r3, r1, r2, r3
   8051a:	fb86 1203 	smull	r1, r2, r6, r3
   8051e:	17db      	asrs	r3, r3, #31
   80520:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80524:	4418      	add	r0, r3
   80526:	47c8      	blx	r9
   80528:	47a8      	blx	r5
   8052a:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   8052c:	4b22      	ldr	r3, [pc, #136]	; (805b8 <oneHzToTwoFivekHz+0x138>)
   8052e:	689a      	ldr	r2, [r3, #8]
   80530:	60da      	str	r2, [r3, #12]
   80532:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80536:	f8c3 e008 	str.w	lr, [r3, #8]
   8053a:	681a      	ldr	r2, [r3, #0]
   8053c:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   8053e:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80540:	4c1e      	ldr	r4, [pc, #120]	; (805bc <oneHzToTwoFivekHz+0x13c>)
   80542:	6862      	ldr	r2, [r4, #4]
   80544:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   80546:	60e1      	str	r1, [r4, #12]
   80548:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.10);
	ysection3[1] = totsumsection3;
   8054a:	fb07 f70e 	mul.w	r7, r7, lr
   8054e:	fb08 7000 	mla	r0, r8, r0, r7
   80552:	fb86 7300 	smull	r7, r3, r6, r0
   80556:	17c0      	asrs	r0, r0, #31
   80558:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   8055c:	4b18      	ldr	r3, [pc, #96]	; (805c0 <oneHzToTwoFivekHz+0x140>)
   8055e:	fb03 f301 	mul.w	r3, r3, r1
   80562:	f240 5186 	movw	r1, #1414	; 0x586
   80566:	fb01 3302 	mla	r3, r1, r2, r3
   8056a:	fb86 2603 	smull	r2, r6, r6, r3
   8056e:	17db      	asrs	r3, r3, #31
   80570:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80574:	4418      	add	r0, r3
   80576:	4b13      	ldr	r3, [pc, #76]	; (805c4 <oneHzToTwoFivekHz+0x144>)
   80578:	4798      	blx	r3
   8057a:	a305      	add	r3, pc, #20	; (adr r3, 80590 <oneHzToTwoFivekHz+0x110>)
   8057c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80580:	4e11      	ldr	r6, [pc, #68]	; (805c8 <oneHzToTwoFivekHz+0x148>)
   80582:	47b0      	blx	r6
   80584:	4b11      	ldr	r3, [pc, #68]	; (805cc <oneHzToTwoFivekHz+0x14c>)
   80586:	4798      	blx	r3
   80588:	47a8      	blx	r5
   8058a:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   8058c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80590:	9999999a 	.word	0x9999999a
   80594:	3fb99999 	.word	0x3fb99999
   80598:	200704ac 	.word	0x200704ac
   8059c:	200704dc 	.word	0x200704dc
   805a0:	fffffc18 	.word	0xfffffc18
   805a4:	10624dd3 	.word	0x10624dd3
   805a8:	fffffc19 	.word	0xfffffc19
   805ac:	00081c31 	.word	0x00081c31
   805b0:	200704bc 	.word	0x200704bc
   805b4:	200704ec 	.word	0x200704ec
   805b8:	200704cc 	.word	0x200704cc
   805bc:	200704fc 	.word	0x200704fc
   805c0:	fffffe62 	.word	0xfffffe62
   805c4:	00081485 	.word	0x00081485
   805c8:	00081551 	.word	0x00081551
   805cc:	00081975 	.word	0x00081975
   805d0:	00081b89 	.word	0x00081b89
   805d4:	00000000 	.word	0x00000000

000805d8 <sevenToNinekHz>:
	 
 }; //koefficienterna * 1000
 /*-------------------------------------------------*/

//7500-9999 Hz
uint32_t sevenToNinekHz(uint32_t invalue){
   805d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   805dc:	4b44      	ldr	r3, [pc, #272]	; (806f0 <sevenToNinekHz+0x118>)
   805de:	689a      	ldr	r2, [r3, #8]
   805e0:	60da      	str	r2, [r3, #12]
   805e2:	6859      	ldr	r1, [r3, #4]
   805e4:	6099      	str	r1, [r3, #8]
   805e6:	681a      	ldr	r2, [r3, #0]
   805e8:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   805ea:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   805ec:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   805f0:	4c40      	ldr	r4, [pc, #256]	; (806f4 <sevenToNinekHz+0x11c>)
   805f2:	6862      	ldr	r2, [r4, #4]
   805f4:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   805f6:	60e5      	str	r5, [r4, #12]
   805f8:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   805fa:	4f3f      	ldr	r7, [pc, #252]	; (806f8 <sevenToNinekHz+0x120>)
   805fc:	fb07 f101 	mul.w	r1, r7, r1
   80600:	fb08 1000 	mla	r0, r8, r0, r1
   80604:	4e3d      	ldr	r6, [pc, #244]	; (806fc <sevenToNinekHz+0x124>)
   80606:	fb86 1300 	smull	r1, r3, r6, r0
   8060a:	17c0      	asrs	r0, r0, #31
   8060c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80610:	4b3b      	ldr	r3, [pc, #236]	; (80700 <sevenToNinekHz+0x128>)
   80612:	fb03 f305 	mul.w	r3, r3, r5
   80616:	493b      	ldr	r1, [pc, #236]	; (80704 <sevenToNinekHz+0x12c>)
   80618:	fb01 3302 	mla	r3, r1, r2, r3
   8061c:	fb86 1203 	smull	r1, r2, r6, r3
   80620:	17db      	asrs	r3, r3, #31
   80622:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80626:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80730 <sevenToNinekHz+0x158>
   8062a:	4418      	add	r0, r3
   8062c:	47c8      	blx	r9
   8062e:	4d36      	ldr	r5, [pc, #216]	; (80708 <sevenToNinekHz+0x130>)
   80630:	47a8      	blx	r5
   80632:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80634:	4b35      	ldr	r3, [pc, #212]	; (8070c <sevenToNinekHz+0x134>)
   80636:	689a      	ldr	r2, [r3, #8]
   80638:	60da      	str	r2, [r3, #12]
   8063a:	6859      	ldr	r1, [r3, #4]
   8063c:	6099      	str	r1, [r3, #8]
   8063e:	681a      	ldr	r2, [r3, #0]
   80640:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   80642:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   80644:	4c32      	ldr	r4, [pc, #200]	; (80710 <sevenToNinekHz+0x138>)
   80646:	6862      	ldr	r2, [r4, #4]
   80648:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   8064a:	60e3      	str	r3, [r4, #12]
   8064c:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   8064e:	fb07 f101 	mul.w	r1, r7, r1
   80652:	fb08 1000 	mla	r0, r8, r0, r1
   80656:	fb86 e100 	smull	lr, r1, r6, r0
   8065a:	17c0      	asrs	r0, r0, #31
   8065c:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80660:	f46f 71ee 	mvn.w	r1, #476	; 0x1dc
   80664:	fb01 f303 	mul.w	r3, r1, r3
   80668:	f5a1 710e 	sub.w	r1, r1, #568	; 0x238
   8066c:	fb01 3302 	mla	r3, r1, r2, r3
   80670:	fb86 1203 	smull	r1, r2, r6, r3
   80674:	17db      	asrs	r3, r3, #31
   80676:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   8067a:	4418      	add	r0, r3
   8067c:	47c8      	blx	r9
   8067e:	47a8      	blx	r5
   80680:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80682:	4b24      	ldr	r3, [pc, #144]	; (80714 <sevenToNinekHz+0x13c>)
   80684:	689a      	ldr	r2, [r3, #8]
   80686:	60da      	str	r2, [r3, #12]
   80688:	f8d3 e004 	ldr.w	lr, [r3, #4]
   8068c:	f8c3 e008 	str.w	lr, [r3, #8]
   80690:	681a      	ldr	r2, [r3, #0]
   80692:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   80694:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80696:	4c20      	ldr	r4, [pc, #128]	; (80718 <sevenToNinekHz+0x140>)
   80698:	6862      	ldr	r2, [r4, #4]
   8069a:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   8069c:	60e1      	str	r1, [r4, #12]
   8069e:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.10);
	ysection3[1] = totsumsection3;
   806a0:	fb07 f70e 	mul.w	r7, r7, lr
   806a4:	fb08 7000 	mla	r0, r8, r0, r7
   806a8:	fb86 7300 	smull	r7, r3, r6, r0
   806ac:	17c0      	asrs	r0, r0, #31
   806ae:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   806b2:	4b1a      	ldr	r3, [pc, #104]	; (8071c <sevenToNinekHz+0x144>)
   806b4:	fb03 f301 	mul.w	r3, r3, r1
   806b8:	4919      	ldr	r1, [pc, #100]	; (80720 <sevenToNinekHz+0x148>)
   806ba:	fb01 3302 	mla	r3, r1, r2, r3
   806be:	fb86 2603 	smull	r2, r6, r6, r3
   806c2:	17db      	asrs	r3, r3, #31
   806c4:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   806c8:	4418      	add	r0, r3
   806ca:	4b16      	ldr	r3, [pc, #88]	; (80724 <sevenToNinekHz+0x14c>)
   806cc:	4798      	blx	r3
   806ce:	a306      	add	r3, pc, #24	; (adr r3, 806e8 <sevenToNinekHz+0x110>)
   806d0:	e9d3 2300 	ldrd	r2, r3, [r3]
   806d4:	4e14      	ldr	r6, [pc, #80]	; (80728 <sevenToNinekHz+0x150>)
   806d6:	47b0      	blx	r6
   806d8:	4b14      	ldr	r3, [pc, #80]	; (8072c <sevenToNinekHz+0x154>)
   806da:	4798      	blx	r3
   806dc:	47a8      	blx	r5
   806de:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   806e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   806e4:	f3af 8000 	nop.w
   806e8:	9999999a 	.word	0x9999999a
   806ec:	3fb99999 	.word	0x3fb99999
   806f0:	2007050c 	.word	0x2007050c
   806f4:	2007053c 	.word	0x2007053c
   806f8:	fffffc18 	.word	0xfffffc18
   806fc:	10624dd3 	.word	0x10624dd3
   80700:	fffffc19 	.word	0xfffffc19
   80704:	fffff831 	.word	0xfffff831
   80708:	00081c31 	.word	0x00081c31
   8070c:	2007051c 	.word	0x2007051c
   80710:	2007054c 	.word	0x2007054c
   80714:	2007052c 	.word	0x2007052c
   80718:	2007055c 	.word	0x2007055c
   8071c:	fffffe62 	.word	0xfffffe62
   80720:	fffffa7a 	.word	0xfffffa7a
   80724:	00081485 	.word	0x00081485
   80728:	00081551 	.word	0x00081551
   8072c:	00081975 	.word	0x00081975
   80730:	00081b89 	.word	0x00081b89
   80734:	00000000 	.word	0x00000000

00080738 <twofiveToFivekHz>:


/*-------------------------------------------------*/

//2500-5000 Hz
uint32_t twofiveToFivekHz(uint32_t invalue){
   80738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   8073c:	4b42      	ldr	r3, [pc, #264]	; (80848 <twofiveToFivekHz+0x110>)
   8073e:	689a      	ldr	r2, [r3, #8]
   80740:	60da      	str	r2, [r3, #12]
   80742:	6859      	ldr	r1, [r3, #4]
   80744:	6099      	str	r1, [r3, #8]
   80746:	681a      	ldr	r2, [r3, #0]
   80748:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   8074a:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   8074c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80750:	4c3e      	ldr	r4, [pc, #248]	; (8084c <twofiveToFivekHz+0x114>)
   80752:	6862      	ldr	r2, [r4, #4]
   80754:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80756:	60e5      	str	r5, [r4, #12]
   80758:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   8075a:	4f3d      	ldr	r7, [pc, #244]	; (80850 <twofiveToFivekHz+0x118>)
   8075c:	fb07 f101 	mul.w	r1, r7, r1
   80760:	fb08 1000 	mla	r0, r8, r0, r1
   80764:	4e3b      	ldr	r6, [pc, #236]	; (80854 <twofiveToFivekHz+0x11c>)
   80766:	fb86 1300 	smull	r1, r3, r6, r0
   8076a:	17c0      	asrs	r0, r0, #31
   8076c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80770:	4b39      	ldr	r3, [pc, #228]	; (80858 <twofiveToFivekHz+0x120>)
   80772:	fb03 f305 	mul.w	r3, r3, r5
   80776:	f240 419e 	movw	r1, #1182	; 0x49e
   8077a:	fb01 3302 	mla	r3, r1, r2, r3
   8077e:	fb86 1203 	smull	r1, r2, r6, r3
   80782:	17db      	asrs	r3, r3, #31
   80784:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80788:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80884 <twofiveToFivekHz+0x14c>
   8078c:	4418      	add	r0, r3
   8078e:	47c8      	blx	r9
   80790:	4d32      	ldr	r5, [pc, #200]	; (8085c <twofiveToFivekHz+0x124>)
   80792:	47a8      	blx	r5
   80794:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80796:	4b32      	ldr	r3, [pc, #200]	; (80860 <twofiveToFivekHz+0x128>)
   80798:	689a      	ldr	r2, [r3, #8]
   8079a:	60da      	str	r2, [r3, #12]
   8079c:	6859      	ldr	r1, [r3, #4]
   8079e:	6099      	str	r1, [r3, #8]
   807a0:	681a      	ldr	r2, [r3, #0]
   807a2:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   807a4:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   807a6:	4c2f      	ldr	r4, [pc, #188]	; (80864 <twofiveToFivekHz+0x12c>)
   807a8:	6862      	ldr	r2, [r4, #4]
   807aa:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   807ac:	60e3      	str	r3, [r4, #12]
   807ae:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   807b0:	fb07 f101 	mul.w	r1, r7, r1
   807b4:	fb08 1000 	mla	r0, r8, r0, r1
   807b8:	fb86 e100 	smull	lr, r1, r6, r0
   807bc:	17c0      	asrs	r0, r0, #31
   807be:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   807c2:	4929      	ldr	r1, [pc, #164]	; (80868 <twofiveToFivekHz+0x130>)
   807c4:	fb01 f303 	mul.w	r3, r1, r3
   807c8:	214e      	movs	r1, #78	; 0x4e
   807ca:	fb01 3302 	mla	r3, r1, r2, r3
   807ce:	fb86 1203 	smull	r1, r2, r6, r3
   807d2:	17db      	asrs	r3, r3, #31
   807d4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   807d8:	4418      	add	r0, r3
   807da:	47c8      	blx	r9
   807dc:	47a8      	blx	r5
   807de:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   807e0:	4b22      	ldr	r3, [pc, #136]	; (8086c <twofiveToFivekHz+0x134>)
   807e2:	689a      	ldr	r2, [r3, #8]
   807e4:	60da      	str	r2, [r3, #12]
   807e6:	6859      	ldr	r1, [r3, #4]
   807e8:	6099      	str	r1, [r3, #8]
   807ea:	681a      	ldr	r2, [r3, #0]
   807ec:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   807ee:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   807f0:	4c1f      	ldr	r4, [pc, #124]	; (80870 <twofiveToFivekHz+0x138>)
   807f2:	6862      	ldr	r2, [r4, #4]
   807f4:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   807f6:	60e3      	str	r3, [r4, #12]
   807f8:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.08);
	ysection3[1] = totsumsection3;
   807fa:	fb07 f701 	mul.w	r7, r7, r1
   807fe:	fb08 7000 	mla	r0, r8, r0, r7
   80802:	fb86 7100 	smull	r7, r1, r6, r0
   80806:	17c0      	asrs	r0, r0, #31
   80808:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   8080c:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
   80810:	eb02 1282 	add.w	r2, r2, r2, lsl #6
   80814:	4917      	ldr	r1, [pc, #92]	; (80874 <twofiveToFivekHz+0x13c>)
   80816:	fb01 2303 	mla	r3, r1, r3, r2
   8081a:	fb86 2603 	smull	r2, r6, r6, r3
   8081e:	17db      	asrs	r3, r3, #31
   80820:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80824:	4418      	add	r0, r3
   80826:	4b14      	ldr	r3, [pc, #80]	; (80878 <twofiveToFivekHz+0x140>)
   80828:	4798      	blx	r3
   8082a:	a305      	add	r3, pc, #20	; (adr r3, 80840 <twofiveToFivekHz+0x108>)
   8082c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80830:	4e12      	ldr	r6, [pc, #72]	; (8087c <twofiveToFivekHz+0x144>)
   80832:	47b0      	blx	r6
   80834:	4b12      	ldr	r3, [pc, #72]	; (80880 <twofiveToFivekHz+0x148>)
   80836:	4798      	blx	r3
   80838:	47a8      	blx	r5
   8083a:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   8083c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80840:	47ae147b 	.word	0x47ae147b
   80844:	3fb47ae1 	.word	0x3fb47ae1
   80848:	2007056c 	.word	0x2007056c
   8084c:	2007059c 	.word	0x2007059c
   80850:	fffffc18 	.word	0xfffffc18
   80854:	10624dd3 	.word	0x10624dd3
   80858:	fffffd24 	.word	0xfffffd24
   8085c:	00081c31 	.word	0x00081c31
   80860:	2007057c 	.word	0x2007057c
   80864:	200705ac 	.word	0x200705ac
   80868:	fffffd75 	.word	0xfffffd75
   8086c:	2007058c 	.word	0x2007058c
   80870:	200705bc 	.word	0x200705bc
   80874:	fffffe62 	.word	0xfffffe62
   80878:	00081485 	.word	0x00081485
   8087c:	00081551 	.word	0x00081551
   80880:	00081975 	.word	0x00081975
   80884:	00081b89 	.word	0x00081b89

00080888 <adc_setup>:

/************************************************************************/
/* Initierar ADC för pinne  A0-A2 och A8                                */
/************************************************************************/
void adc_setup()
{
   80888:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   8088a:	2025      	movs	r0, #37	; 0x25
   8088c:	4b14      	ldr	r3, [pc, #80]	; (808e0 <adc_setup+0x58>)
   8088e:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Konfiguerar för maximal frekvens på 84 MHz
   80890:	4c14      	ldr	r4, [pc, #80]	; (808e4 <adc_setup+0x5c>)
   80892:	2300      	movs	r3, #0
   80894:	4a14      	ldr	r2, [pc, #80]	; (808e8 <adc_setup+0x60>)
   80896:	4915      	ldr	r1, [pc, #84]	; (808ec <adc_setup+0x64>)
   80898:	4620      	mov	r0, r4
   8089a:	4d15      	ldr	r5, [pc, #84]	; (808f0 <adc_setup+0x68>)
   8089c:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   8089e:	2300      	movs	r3, #0
   808a0:	461a      	mov	r2, r3
   808a2:	4619      	mov	r1, r3
   808a4:	4620      	mov	r0, r4
   808a6:	4d13      	ldr	r5, [pc, #76]	; (808f4 <adc_setup+0x6c>)
   808a8:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// Sätter upplösningen på 12 bitar
   808aa:	2100      	movs	r1, #0
   808ac:	4620      	mov	r0, r4
   808ae:	4b12      	ldr	r3, [pc, #72]	; (808f8 <adc_setup+0x70>)
   808b0:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Analog pin 8
   808b2:	210a      	movs	r1, #10
   808b4:	4620      	mov	r0, r4
   808b6:	4d11      	ldr	r5, [pc, #68]	; (808fc <adc_setup+0x74>)
   808b8:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_7);					// Analog pin 0
   808ba:	2107      	movs	r1, #7
   808bc:	4620      	mov	r0, r4
   808be:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_6);					// Analog pin 1
   808c0:	2106      	movs	r1, #6
   808c2:	4620      	mov	r0, r4
   808c4:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_5);					// Analog pin 2
   808c6:	2105      	movs	r1, #5
   808c8:	4620      	mov	r0, r4
   808ca:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_4);					// Analog pin 3
   808cc:	2104      	movs	r1, #4
   808ce:	4620      	mov	r0, r4
   808d0:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				
   808d2:	2200      	movs	r2, #0
   808d4:	4611      	mov	r1, r2
   808d6:	4620      	mov	r0, r4
   808d8:	4b09      	ldr	r3, [pc, #36]	; (80900 <adc_setup+0x78>)
   808da:	4798      	blx	r3
   808dc:	bd38      	pop	{r3, r4, r5, pc}
   808de:	bf00      	nop
   808e0:	00080f39 	.word	0x00080f39
   808e4:	400c0000 	.word	0x400c0000
   808e8:	01312d00 	.word	0x01312d00
   808ec:	0a037a00 	.word	0x0a037a00
   808f0:	00080151 	.word	0x00080151
   808f4:	000801a5 	.word	0x000801a5
   808f8:	00080185 	.word	0x00080185
   808fc:	000801c9 	.word	0x000801c9
   80900:	00080195 	.word	0x00080195

00080904 <dac_setup>:


/************************************************************************/
/* Initierar DAC för pin DAC1                                           */
/************************************************************************/
void dac_setup() {
   80904:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_DACC);
   80906:	2026      	movs	r0, #38	; 0x26
   80908:	4b0c      	ldr	r3, [pc, #48]	; (8093c <dac_setup+0x38>)
   8090a:	4798      	blx	r3
	dacc_reset(DACC);
   8090c:	4c0c      	ldr	r4, [pc, #48]	; (80940 <dac_setup+0x3c>)
   8090e:	4620      	mov	r0, r4
   80910:	4b0c      	ldr	r3, [pc, #48]	; (80944 <dac_setup+0x40>)
   80912:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
   80914:	2100      	movs	r1, #0
   80916:	4620      	mov	r0, r4
   80918:	4b0b      	ldr	r3, [pc, #44]	; (80948 <dac_setup+0x44>)
   8091a:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);			// 1 är den kortade uppdateringsperiod, 1 max speed, 0 start upp tid
   8091c:	2300      	movs	r3, #0
   8091e:	2201      	movs	r2, #1
   80920:	4611      	mov	r1, r2
   80922:	4620      	mov	r0, r4
   80924:	4d09      	ldr	r5, [pc, #36]	; (8094c <dac_setup+0x48>)
   80926:	47a8      	blx	r5
	
	dacc_set_channel_selection(DACC,1);		// Channel DAC1
   80928:	2101      	movs	r1, #1
   8092a:	4620      	mov	r0, r4
   8092c:	4b08      	ldr	r3, [pc, #32]	; (80950 <dac_setup+0x4c>)
   8092e:	4798      	blx	r3
	dacc_enable_channel(DACC, 1);			// Startar DAC1
   80930:	2101      	movs	r1, #1
   80932:	4620      	mov	r0, r4
   80934:	4b07      	ldr	r3, [pc, #28]	; (80954 <dac_setup+0x50>)
   80936:	4798      	blx	r3
   80938:	bd38      	pop	{r3, r4, r5, pc}
   8093a:	bf00      	nop
   8093c:	00080f39 	.word	0x00080f39
   80940:	400c8000 	.word	0x400c8000
   80944:	000809b5 	.word	0x000809b5
   80948:	000809bd 	.word	0x000809bd
   8094c:	000809f1 	.word	0x000809f1
   80950:	000809d9 	.word	0x000809d9
   80954:	00080a21 	.word	0x00080a21

00080958 <configure_tc>:
/************************************************************************/
/* Denna metod initierar interruptet                                    */
/* 42000000 -> 2100 - 20000												*/
/************************************************************************/
void configure_tc(void)
{
   80958:	b510      	push	{r4, lr}
	/* Konfiguerar PMC */
	pmc_enable_periph_clk(ID_TC0);
   8095a:	201b      	movs	r0, #27
   8095c:	4b0e      	ldr	r3, [pc, #56]	; (80998 <configure_tc+0x40>)
   8095e:	4798      	blx	r3

	/** Konfiguerar TC för 20 khz frevkens och triggar på RC jämförelse. */
	tc_init(TC0, 0, 0 | TC_CMR_CPCTRG);			//Timer_clock_1 - MCK/2 - 42 MHz
   80960:	4c0e      	ldr	r4, [pc, #56]	; (8099c <configure_tc+0x44>)
   80962:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80966:	2100      	movs	r1, #0
   80968:	4620      	mov	r0, r4
   8096a:	4b0d      	ldr	r3, [pc, #52]	; (809a0 <configure_tc+0x48>)
   8096c:	4798      	blx	r3
	tc_write_rc(TC0, 0, 2100);					//2100 -> fs = 20 kHz -> 20 kHz valdes för att man vill ha in 4 st filter. Ett filter tar ca 11-12 ms
   8096e:	f640 0234 	movw	r2, #2100	; 0x834
   80972:	2100      	movs	r1, #0
   80974:	4620      	mov	r0, r4
   80976:	4b0b      	ldr	r3, [pc, #44]	; (809a4 <configure_tc+0x4c>)
   80978:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8097a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8097e:	4b0a      	ldr	r3, [pc, #40]	; (809a8 <configure_tc+0x50>)
   80980:	601a      	str	r2, [r3, #0]

	/* Konfiguerar och sätter på interruptet på RC-jämförelsen*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   80982:	2210      	movs	r2, #16
   80984:	2100      	movs	r1, #0
   80986:	4620      	mov	r0, r4
   80988:	4b08      	ldr	r3, [pc, #32]	; (809ac <configure_tc+0x54>)
   8098a:	4798      	blx	r3

	tc_start(TC0, 0);
   8098c:	2100      	movs	r1, #0
   8098e:	4620      	mov	r0, r4
   80990:	4b07      	ldr	r3, [pc, #28]	; (809b0 <configure_tc+0x58>)
   80992:	4798      	blx	r3
   80994:	bd10      	pop	{r4, pc}
   80996:	bf00      	nop
   80998:	00080f39 	.word	0x00080f39
   8099c:	40080000 	.word	0x40080000
   809a0:	00080a35 	.word	0x00080a35
   809a4:	00080a55 	.word	0x00080a55
   809a8:	e000e100 	.word	0xe000e100
   809ac:	00080a5d 	.word	0x00080a5d
   809b0:	00080a4d 	.word	0x00080a4d

000809b4 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   809b4:	2301      	movs	r3, #1
   809b6:	6003      	str	r3, [r0, #0]
   809b8:	4770      	bx	lr
   809ba:	bf00      	nop

000809bc <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   809bc:	b121      	cbz	r1, 809c8 <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   809be:	6843      	ldr	r3, [r0, #4]
   809c0:	f043 0310 	orr.w	r3, r3, #16
   809c4:	6043      	str	r3, [r0, #4]
   809c6:	e003      	b.n	809d0 <dacc_set_transfer_mode+0x14>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   809c8:	6843      	ldr	r3, [r0, #4]
   809ca:	f023 0310 	bic.w	r3, r3, #16
   809ce:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   809d0:	2000      	movs	r0, #0
   809d2:	4770      	bx	lr

000809d4 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   809d4:	6201      	str	r1, [r0, #32]
   809d6:	4770      	bx	lr

000809d8 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   809d8:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   809da:	2901      	cmp	r1, #1
   809dc:	d806      	bhi.n	809ec <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
   809de:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   809e2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   809e6:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   809e8:	2000      	movs	r0, #0
   809ea:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
   809ec:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   809ee:	4770      	bx	lr

000809f0 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   809f0:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   809f2:	6844      	ldr	r4, [r0, #4]
   809f4:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   809f8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   809fc:	0209      	lsls	r1, r1, #8
   809fe:	b289      	uxth	r1, r1
   80a00:	430c      	orrs	r4, r1
	if (ul_maxs) {
   80a02:	b112      	cbz	r2, 80a0a <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
   80a04:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
   80a08:	e001      	b.n	80a0e <dacc_set_timing+0x1e>
	} else {
		mr &= ~DACC_MR_MAXS;
   80a0a:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   80a0e:	061b      	lsls	r3, r3, #24
   80a10:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   80a14:	431c      	orrs	r4, r3
	p_dacc->DACC_MR = mr;
   80a16:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
   80a18:	2000      	movs	r0, #0
   80a1a:	bc10      	pop	{r4}
   80a1c:	4770      	bx	lr
   80a1e:	bf00      	nop

00080a20 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   80a20:	2901      	cmp	r1, #1
   80a22:	d805      	bhi.n	80a30 <dacc_enable_channel+0x10>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   80a24:	2301      	movs	r3, #1
   80a26:	fa03 f101 	lsl.w	r1, r3, r1
   80a2a:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   80a2c:	2000      	movs	r0, #0
   80a2e:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
   80a30:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   80a32:	4770      	bx	lr

00080a34 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   80a34:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80a36:	0189      	lsls	r1, r1, #6
   80a38:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80a3a:	2402      	movs	r4, #2
   80a3c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80a3e:	f04f 31ff 	mov.w	r1, #4294967295
   80a42:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80a44:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80a46:	605a      	str	r2, [r3, #4]
}
   80a48:	bc10      	pop	{r4}
   80a4a:	4770      	bx	lr

00080a4c <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80a4c:	0189      	lsls	r1, r1, #6
   80a4e:	2305      	movs	r3, #5
   80a50:	5043      	str	r3, [r0, r1]
   80a52:	4770      	bx	lr

00080a54 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80a54:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80a58:	61ca      	str	r2, [r1, #28]
   80a5a:	4770      	bx	lr

00080a5c <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80a5c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80a60:	624a      	str	r2, [r1, #36]	; 0x24
   80a62:	4770      	bx	lr

00080a64 <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80a64:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80a68:	6a08      	ldr	r0, [r1, #32]
}
   80a6a:	4770      	bx	lr

00080a6c <main>:

/************************************************************************/
/* Initerar de viktiga saker man behver                                */
/************************************************************************/
int main (void)
{
   80a6c:	b508      	push	{r3, lr}

	sysclk_init();
   80a6e:	4b0d      	ldr	r3, [pc, #52]	; (80aa4 <main+0x38>)
   80a70:	4798      	blx	r3
	board_init();
   80a72:	4b0d      	ldr	r3, [pc, #52]	; (80aa8 <main+0x3c>)
   80a74:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80a76:	200b      	movs	r0, #11
   80a78:	4c0c      	ldr	r4, [pc, #48]	; (80aac <main+0x40>)
   80a7a:	47a0      	blx	r4
   80a7c:	200c      	movs	r0, #12
   80a7e:	47a0      	blx	r4
   80a80:	200d      	movs	r0, #13
   80a82:	47a0      	blx	r4
   80a84:	200e      	movs	r0, #14
   80a86:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80a88:	4b09      	ldr	r3, [pc, #36]	; (80ab0 <main+0x44>)
   80a8a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80a8e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80a90:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_init();
	ioport_set_pin_dir(CHECK_PIN, IOPORT_DIR_OUTPUT);	
	adc_setup();
   80a94:	4b07      	ldr	r3, [pc, #28]	; (80ab4 <main+0x48>)
   80a96:	4798      	blx	r3
	dac_setup();
   80a98:	4b07      	ldr	r3, [pc, #28]	; (80ab8 <main+0x4c>)
   80a9a:	4798      	blx	r3
	configure_tc();
   80a9c:	4b07      	ldr	r3, [pc, #28]	; (80abc <main+0x50>)
   80a9e:	4798      	blx	r3
   80aa0:	e7fe      	b.n	80aa0 <main+0x34>
   80aa2:	bf00      	nop
   80aa4:	00080ac1 	.word	0x00080ac1
   80aa8:	00080b21 	.word	0x00080b21
   80aac:	00080f39 	.word	0x00080f39
   80ab0:	400e1000 	.word	0x400e1000
   80ab4:	00080889 	.word	0x00080889
   80ab8:	00080905 	.word	0x00080905
   80abc:	00080959 	.word	0x00080959

00080ac0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80ac0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80ac2:	480d      	ldr	r0, [pc, #52]	; (80af8 <sysclk_init+0x38>)
   80ac4:	4b0d      	ldr	r3, [pc, #52]	; (80afc <sysclk_init+0x3c>)
   80ac6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80ac8:	213e      	movs	r1, #62	; 0x3e
   80aca:	2000      	movs	r0, #0
   80acc:	4b0c      	ldr	r3, [pc, #48]	; (80b00 <sysclk_init+0x40>)
   80ace:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80ad0:	4c0c      	ldr	r4, [pc, #48]	; (80b04 <sysclk_init+0x44>)
   80ad2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80ad4:	2800      	cmp	r0, #0
   80ad6:	d0fc      	beq.n	80ad2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80ad8:	4b0b      	ldr	r3, [pc, #44]	; (80b08 <sysclk_init+0x48>)
   80ada:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80adc:	4a0b      	ldr	r2, [pc, #44]	; (80b0c <sysclk_init+0x4c>)
   80ade:	4b0c      	ldr	r3, [pc, #48]	; (80b10 <sysclk_init+0x50>)
   80ae0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80ae2:	4c0c      	ldr	r4, [pc, #48]	; (80b14 <sysclk_init+0x54>)
   80ae4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80ae6:	2800      	cmp	r0, #0
   80ae8:	d0fc      	beq.n	80ae4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80aea:	2010      	movs	r0, #16
   80aec:	4b0a      	ldr	r3, [pc, #40]	; (80b18 <sysclk_init+0x58>)
   80aee:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80af0:	4b0a      	ldr	r3, [pc, #40]	; (80b1c <sysclk_init+0x5c>)
   80af2:	4798      	blx	r3
   80af4:	bd10      	pop	{r4, pc}
   80af6:	bf00      	nop
   80af8:	0501bd00 	.word	0x0501bd00
   80afc:	00081159 	.word	0x00081159
   80b00:	00080eb5 	.word	0x00080eb5
   80b04:	00080f09 	.word	0x00080f09
   80b08:	00080f19 	.word	0x00080f19
   80b0c:	200d3f01 	.word	0x200d3f01
   80b10:	400e0600 	.word	0x400e0600
   80b14:	00080f29 	.word	0x00080f29
   80b18:	00080e4d 	.word	0x00080e4d
   80b1c:	0008103d 	.word	0x0008103d

00080b20 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80b20:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80b22:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80b26:	4b17      	ldr	r3, [pc, #92]	; (80b84 <board_init+0x64>)
   80b28:	605a      	str	r2, [r3, #4]
   80b2a:	200b      	movs	r0, #11
   80b2c:	4c16      	ldr	r4, [pc, #88]	; (80b88 <board_init+0x68>)
   80b2e:	47a0      	blx	r4
   80b30:	200c      	movs	r0, #12
   80b32:	47a0      	blx	r4
   80b34:	200d      	movs	r0, #13
   80b36:	47a0      	blx	r4
   80b38:	200e      	movs	r0, #14
   80b3a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80b3c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b40:	203b      	movs	r0, #59	; 0x3b
   80b42:	4c12      	ldr	r4, [pc, #72]	; (80b8c <board_init+0x6c>)
   80b44:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80b46:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b4a:	2055      	movs	r0, #85	; 0x55
   80b4c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80b4e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80b52:	2056      	movs	r0, #86	; 0x56
   80b54:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80b56:	490e      	ldr	r1, [pc, #56]	; (80b90 <board_init+0x70>)
   80b58:	2068      	movs	r0, #104	; 0x68
   80b5a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80b5c:	490d      	ldr	r1, [pc, #52]	; (80b94 <board_init+0x74>)
   80b5e:	205c      	movs	r0, #92	; 0x5c
   80b60:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80b62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80b66:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b6a:	480b      	ldr	r0, [pc, #44]	; (80b98 <board_init+0x78>)
   80b6c:	4b0b      	ldr	r3, [pc, #44]	; (80b9c <board_init+0x7c>)
   80b6e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80b70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b74:	202b      	movs	r0, #43	; 0x2b
   80b76:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80b78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b7c:	202a      	movs	r0, #42	; 0x2a
   80b7e:	47a0      	blx	r4
   80b80:	bd10      	pop	{r4, pc}
   80b82:	bf00      	nop
   80b84:	400e1a50 	.word	0x400e1a50
   80b88:	00080f39 	.word	0x00080f39
   80b8c:	00080c45 	.word	0x00080c45
   80b90:	28000079 	.word	0x28000079
   80b94:	28000001 	.word	0x28000001
   80b98:	400e0e00 	.word	0x400e0e00
   80b9c:	00080d19 	.word	0x00080d19

00080ba0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80ba0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80ba2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80ba6:	d016      	beq.n	80bd6 <pio_set_peripheral+0x36>
   80ba8:	d804      	bhi.n	80bb4 <pio_set_peripheral+0x14>
   80baa:	b1c1      	cbz	r1, 80bde <pio_set_peripheral+0x3e>
   80bac:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80bb0:	d00a      	beq.n	80bc8 <pio_set_peripheral+0x28>
   80bb2:	e013      	b.n	80bdc <pio_set_peripheral+0x3c>
   80bb4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80bb8:	d011      	beq.n	80bde <pio_set_peripheral+0x3e>
   80bba:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80bbe:	d00e      	beq.n	80bde <pio_set_peripheral+0x3e>
   80bc0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80bc4:	d10a      	bne.n	80bdc <pio_set_peripheral+0x3c>
   80bc6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80bc8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80bca:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80bcc:	400b      	ands	r3, r1
   80bce:	ea23 0302 	bic.w	r3, r3, r2
   80bd2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80bd4:	e002      	b.n	80bdc <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80bd6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80bd8:	4313      	orrs	r3, r2
   80bda:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80bdc:	6042      	str	r2, [r0, #4]
   80bde:	4770      	bx	lr

00080be0 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80be0:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80be2:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80be6:	bf14      	ite	ne
   80be8:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80bea:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80bec:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80bf0:	bf14      	ite	ne
   80bf2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80bf4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80bf6:	f012 0f02 	tst.w	r2, #2
   80bfa:	d002      	beq.n	80c02 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80bfc:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80c00:	e004      	b.n	80c0c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80c02:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_SCIFSR = ul_mask;
   80c06:	bf18      	it	ne
   80c08:	f8c0 1080 	strne.w	r1, [r0, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80c0c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80c0e:	6001      	str	r1, [r0, #0]
   80c10:	4770      	bx	lr
   80c12:	bf00      	nop

00080c14 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80c14:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80c16:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c18:	9c01      	ldr	r4, [sp, #4]
   80c1a:	b10c      	cbz	r4, 80c20 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80c1c:	6641      	str	r1, [r0, #100]	; 0x64
   80c1e:	e000      	b.n	80c22 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c20:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80c22:	b10b      	cbz	r3, 80c28 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80c24:	6501      	str	r1, [r0, #80]	; 0x50
   80c26:	e000      	b.n	80c2a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80c28:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80c2a:	b10a      	cbz	r2, 80c30 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80c2c:	6301      	str	r1, [r0, #48]	; 0x30
   80c2e:	e000      	b.n	80c32 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80c30:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80c32:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80c34:	6001      	str	r1, [r0, #0]
}
   80c36:	bc10      	pop	{r4}
   80c38:	4770      	bx	lr
   80c3a:	bf00      	nop

00080c3c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80c3c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80c3e:	4770      	bx	lr

00080c40 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80c40:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80c42:	4770      	bx	lr

00080c44 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80c44:	b570      	push	{r4, r5, r6, lr}
   80c46:	b082      	sub	sp, #8
   80c48:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80c4a:	0943      	lsrs	r3, r0, #5
   80c4c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80c50:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80c54:	025c      	lsls	r4, r3, #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80c56:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80c5a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80c5e:	d030      	beq.n	80cc2 <pio_configure_pin+0x7e>
   80c60:	d806      	bhi.n	80c70 <pio_configure_pin+0x2c>
   80c62:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80c66:	d00a      	beq.n	80c7e <pio_configure_pin+0x3a>
   80c68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80c6c:	d018      	beq.n	80ca0 <pio_configure_pin+0x5c>
   80c6e:	e049      	b.n	80d04 <pio_configure_pin+0xc0>
   80c70:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80c74:	d030      	beq.n	80cd8 <pio_configure_pin+0x94>
   80c76:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80c7a:	d02d      	beq.n	80cd8 <pio_configure_pin+0x94>
   80c7c:	e042      	b.n	80d04 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80c7e:	f000 001f 	and.w	r0, r0, #31
   80c82:	2601      	movs	r6, #1
   80c84:	4086      	lsls	r6, r0
   80c86:	4632      	mov	r2, r6
   80c88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80c8c:	4620      	mov	r0, r4
   80c8e:	4b1f      	ldr	r3, [pc, #124]	; (80d0c <pio_configure_pin+0xc8>)
   80c90:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c92:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c96:	bf14      	ite	ne
   80c98:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c9a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80c9c:	2001      	movs	r0, #1
   80c9e:	e032      	b.n	80d06 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80ca0:	f000 001f 	and.w	r0, r0, #31
   80ca4:	2601      	movs	r6, #1
   80ca6:	4086      	lsls	r6, r0
   80ca8:	4632      	mov	r2, r6
   80caa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80cae:	4620      	mov	r0, r4
   80cb0:	4b16      	ldr	r3, [pc, #88]	; (80d0c <pio_configure_pin+0xc8>)
   80cb2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cb4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80cb8:	bf14      	ite	ne
   80cba:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cbc:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80cbe:	2001      	movs	r0, #1
   80cc0:	e021      	b.n	80d06 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80cc2:	f000 011f 	and.w	r1, r0, #31
   80cc6:	2601      	movs	r6, #1
   80cc8:	462a      	mov	r2, r5
   80cca:	fa06 f101 	lsl.w	r1, r6, r1
   80cce:	4620      	mov	r0, r4
   80cd0:	4b0f      	ldr	r3, [pc, #60]	; (80d10 <pio_configure_pin+0xcc>)
   80cd2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80cd4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80cd6:	e016      	b.n	80d06 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80cd8:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   80cdc:	f000 011f 	and.w	r1, r0, #31
   80ce0:	2601      	movs	r6, #1
   80ce2:	ea05 0306 	and.w	r3, r5, r6
   80ce6:	9300      	str	r3, [sp, #0]
   80ce8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80cec:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80cf0:	bf14      	ite	ne
   80cf2:	2200      	movne	r2, #0
   80cf4:	2201      	moveq	r2, #1
   80cf6:	fa06 f101 	lsl.w	r1, r6, r1
   80cfa:	4620      	mov	r0, r4
   80cfc:	4c05      	ldr	r4, [pc, #20]	; (80d14 <pio_configure_pin+0xd0>)
   80cfe:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80d00:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80d02:	e000      	b.n	80d06 <pio_configure_pin+0xc2>

	default:
		return 0;
   80d04:	2000      	movs	r0, #0
	}

	return 1;
}
   80d06:	b002      	add	sp, #8
   80d08:	bd70      	pop	{r4, r5, r6, pc}
   80d0a:	bf00      	nop
   80d0c:	00080ba1 	.word	0x00080ba1
   80d10:	00080be1 	.word	0x00080be1
   80d14:	00080c15 	.word	0x00080c15

00080d18 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80d18:	b570      	push	{r4, r5, r6, lr}
   80d1a:	b082      	sub	sp, #8
   80d1c:	4605      	mov	r5, r0
   80d1e:	460e      	mov	r6, r1
   80d20:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80d22:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80d26:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80d2a:	d026      	beq.n	80d7a <pio_configure_pin_group+0x62>
   80d2c:	d806      	bhi.n	80d3c <pio_configure_pin_group+0x24>
   80d2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80d32:	d00a      	beq.n	80d4a <pio_configure_pin_group+0x32>
   80d34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80d38:	d013      	beq.n	80d62 <pio_configure_pin_group+0x4a>
   80d3a:	e034      	b.n	80da6 <pio_configure_pin_group+0x8e>
   80d3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80d40:	d01f      	beq.n	80d82 <pio_configure_pin_group+0x6a>
   80d42:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80d46:	d01c      	beq.n	80d82 <pio_configure_pin_group+0x6a>
   80d48:	e02d      	b.n	80da6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80d4a:	460a      	mov	r2, r1
   80d4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d50:	4b16      	ldr	r3, [pc, #88]	; (80dac <pio_configure_pin_group+0x94>)
   80d52:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d54:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80d58:	bf14      	ite	ne
   80d5a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d5c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d5e:	2001      	movs	r0, #1
   80d60:	e022      	b.n	80da8 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80d62:	460a      	mov	r2, r1
   80d64:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80d68:	4b10      	ldr	r3, [pc, #64]	; (80dac <pio_configure_pin_group+0x94>)
   80d6a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d6c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80d70:	bf14      	ite	ne
   80d72:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d74:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d76:	2001      	movs	r0, #1
   80d78:	e016      	b.n	80da8 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80d7a:	4b0d      	ldr	r3, [pc, #52]	; (80db0 <pio_configure_pin_group+0x98>)
   80d7c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80d7e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80d80:	e012      	b.n	80da8 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80d82:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   80d86:	f004 0301 	and.w	r3, r4, #1
   80d8a:	9300      	str	r3, [sp, #0]
   80d8c:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80d90:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80d94:	bf14      	ite	ne
   80d96:	2200      	movne	r2, #0
   80d98:	2201      	moveq	r2, #1
   80d9a:	4631      	mov	r1, r6
   80d9c:	4628      	mov	r0, r5
   80d9e:	4c05      	ldr	r4, [pc, #20]	; (80db4 <pio_configure_pin_group+0x9c>)
   80da0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80da2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80da4:	e000      	b.n	80da8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80da6:	2000      	movs	r0, #0
	}

	return 1;
}
   80da8:	b002      	add	sp, #8
   80daa:	bd70      	pop	{r4, r5, r6, pc}
   80dac:	00080ba1 	.word	0x00080ba1
   80db0:	00080be1 	.word	0x00080be1
   80db4:	00080c15 	.word	0x00080c15

00080db8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80dba:	4604      	mov	r4, r0
   80dbc:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80dbe:	4b0c      	ldr	r3, [pc, #48]	; (80df0 <pio_handler_process+0x38>)
   80dc0:	4798      	blx	r3
   80dc2:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80dc4:	4620      	mov	r0, r4
   80dc6:	4b0b      	ldr	r3, [pc, #44]	; (80df4 <pio_handler_process+0x3c>)
   80dc8:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80dca:	4005      	ands	r5, r0
   80dcc:	d00f      	beq.n	80dee <pio_handler_process+0x36>
   80dce:	4c0a      	ldr	r4, [pc, #40]	; (80df8 <pio_handler_process+0x40>)
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80dd0:	6823      	ldr	r3, [r4, #0]
   80dd2:	42b3      	cmp	r3, r6
   80dd4:	d108      	bne.n	80de8 <pio_handler_process+0x30>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80dd6:	6861      	ldr	r1, [r4, #4]
   80dd8:	4229      	tst	r1, r5
   80dda:	d005      	beq.n	80de8 <pio_handler_process+0x30>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80ddc:	68e3      	ldr	r3, [r4, #12]
   80dde:	4630      	mov	r0, r6
   80de0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80de2:	6863      	ldr	r3, [r4, #4]
   80de4:	ea25 0503 	bic.w	r5, r5, r3
   80de8:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80dea:	2d00      	cmp	r5, #0
   80dec:	d1f0      	bne.n	80dd0 <pio_handler_process+0x18>
   80dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80df0:	00080c3d 	.word	0x00080c3d
   80df4:	00080c41 	.word	0x00080c41
   80df8:	200705cc 	.word	0x200705cc

00080dfc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80dfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80dfe:	210b      	movs	r1, #11
   80e00:	4801      	ldr	r0, [pc, #4]	; (80e08 <PIOA_Handler+0xc>)
   80e02:	4b02      	ldr	r3, [pc, #8]	; (80e0c <PIOA_Handler+0x10>)
   80e04:	4798      	blx	r3
   80e06:	bd08      	pop	{r3, pc}
   80e08:	400e0e00 	.word	0x400e0e00
   80e0c:	00080db9 	.word	0x00080db9

00080e10 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80e10:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80e12:	210c      	movs	r1, #12
   80e14:	4801      	ldr	r0, [pc, #4]	; (80e1c <PIOB_Handler+0xc>)
   80e16:	4b02      	ldr	r3, [pc, #8]	; (80e20 <PIOB_Handler+0x10>)
   80e18:	4798      	blx	r3
   80e1a:	bd08      	pop	{r3, pc}
   80e1c:	400e1000 	.word	0x400e1000
   80e20:	00080db9 	.word	0x00080db9

00080e24 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80e24:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80e26:	210d      	movs	r1, #13
   80e28:	4801      	ldr	r0, [pc, #4]	; (80e30 <PIOC_Handler+0xc>)
   80e2a:	4b02      	ldr	r3, [pc, #8]	; (80e34 <PIOC_Handler+0x10>)
   80e2c:	4798      	blx	r3
   80e2e:	bd08      	pop	{r3, pc}
   80e30:	400e1200 	.word	0x400e1200
   80e34:	00080db9 	.word	0x00080db9

00080e38 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80e38:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80e3a:	210e      	movs	r1, #14
   80e3c:	4801      	ldr	r0, [pc, #4]	; (80e44 <PIOD_Handler+0xc>)
   80e3e:	4b02      	ldr	r3, [pc, #8]	; (80e48 <PIOD_Handler+0x10>)
   80e40:	4798      	blx	r3
   80e42:	bd08      	pop	{r3, pc}
   80e44:	400e1400 	.word	0x400e1400
   80e48:	00080db9 	.word	0x00080db9

00080e4c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80e4c:	4a18      	ldr	r2, [pc, #96]	; (80eb0 <pmc_switch_mck_to_pllack+0x64>)
   80e4e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80e50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80e54:	4318      	orrs	r0, r3
   80e56:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e58:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80e5a:	f013 0f08 	tst.w	r3, #8
   80e5e:	d003      	beq.n	80e68 <pmc_switch_mck_to_pllack+0x1c>
   80e60:	e009      	b.n	80e76 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e62:	3b01      	subs	r3, #1
   80e64:	d103      	bne.n	80e6e <pmc_switch_mck_to_pllack+0x22>
   80e66:	e01e      	b.n	80ea6 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e68:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e6c:	4910      	ldr	r1, [pc, #64]	; (80eb0 <pmc_switch_mck_to_pllack+0x64>)
   80e6e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e70:	f012 0f08 	tst.w	r2, #8
   80e74:	d0f5      	beq.n	80e62 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80e76:	4a0e      	ldr	r2, [pc, #56]	; (80eb0 <pmc_switch_mck_to_pllack+0x64>)
   80e78:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80e7a:	f023 0303 	bic.w	r3, r3, #3
   80e7e:	f043 0302 	orr.w	r3, r3, #2
   80e82:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e84:	6e90      	ldr	r0, [r2, #104]	; 0x68
   80e86:	f010 0008 	ands.w	r0, r0, #8
   80e8a:	d004      	beq.n	80e96 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80e8c:	2000      	movs	r0, #0
   80e8e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e90:	3b01      	subs	r3, #1
   80e92:	d103      	bne.n	80e9c <pmc_switch_mck_to_pllack+0x50>
   80e94:	e009      	b.n	80eaa <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e96:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e9a:	4905      	ldr	r1, [pc, #20]	; (80eb0 <pmc_switch_mck_to_pllack+0x64>)
   80e9c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80e9e:	f012 0f08 	tst.w	r2, #8
   80ea2:	d0f5      	beq.n	80e90 <pmc_switch_mck_to_pllack+0x44>
   80ea4:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80ea6:	2001      	movs	r0, #1
   80ea8:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80eaa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80eac:	4770      	bx	lr
   80eae:	bf00      	nop
   80eb0:	400e0600 	.word	0x400e0600

00080eb4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80eb4:	b138      	cbz	r0, 80ec6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80eb6:	4911      	ldr	r1, [pc, #68]	; (80efc <pmc_switch_mainck_to_xtal+0x48>)
   80eb8:	6a0b      	ldr	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80eba:	4a11      	ldr	r2, [pc, #68]	; (80f00 <pmc_switch_mainck_to_xtal+0x4c>)
   80ebc:	401a      	ands	r2, r3
   80ebe:	4b11      	ldr	r3, [pc, #68]	; (80f04 <pmc_switch_mainck_to_xtal+0x50>)
   80ec0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80ec2:	620b      	str	r3, [r1, #32]
   80ec4:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ec6:	480d      	ldr	r0, [pc, #52]	; (80efc <pmc_switch_mainck_to_xtal+0x48>)
   80ec8:	6a02      	ldr	r2, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80eca:	0209      	lsls	r1, r1, #8
   80ecc:	b289      	uxth	r1, r1
   80ece:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   80ed2:	f023 0303 	bic.w	r3, r3, #3
   80ed6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80eda:	f043 0301 	orr.w	r3, r3, #1
   80ede:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ee0:	6203      	str	r3, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80ee2:	4602      	mov	r2, r0
   80ee4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80ee6:	f013 0f01 	tst.w	r3, #1
   80eea:	d0fb      	beq.n	80ee4 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80eec:	4a03      	ldr	r2, [pc, #12]	; (80efc <pmc_switch_mainck_to_xtal+0x48>)
   80eee:	6a13      	ldr	r3, [r2, #32]
   80ef0:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80ef8:	6213      	str	r3, [r2, #32]
   80efa:	4770      	bx	lr
   80efc:	400e0600 	.word	0x400e0600
   80f00:	fec8fffc 	.word	0xfec8fffc
   80f04:	01370002 	.word	0x01370002

00080f08 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80f08:	4b02      	ldr	r3, [pc, #8]	; (80f14 <pmc_osc_is_ready_mainck+0xc>)
   80f0a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80f0c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80f10:	4770      	bx	lr
   80f12:	bf00      	nop
   80f14:	400e0600 	.word	0x400e0600

00080f18 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80f18:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80f1c:	4b01      	ldr	r3, [pc, #4]	; (80f24 <pmc_disable_pllack+0xc>)
   80f1e:	629a      	str	r2, [r3, #40]	; 0x28
   80f20:	4770      	bx	lr
   80f22:	bf00      	nop
   80f24:	400e0600 	.word	0x400e0600

00080f28 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80f28:	4b02      	ldr	r3, [pc, #8]	; (80f34 <pmc_is_locked_pllack+0xc>)
   80f2a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80f2c:	f000 0002 	and.w	r0, r0, #2
   80f30:	4770      	bx	lr
   80f32:	bf00      	nop
   80f34:	400e0600 	.word	0x400e0600

00080f38 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80f38:	282c      	cmp	r0, #44	; 0x2c
   80f3a:	d81e      	bhi.n	80f7a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80f3c:	281f      	cmp	r0, #31
   80f3e:	d80c      	bhi.n	80f5a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80f40:	4b11      	ldr	r3, [pc, #68]	; (80f88 <pmc_enable_periph_clk+0x50>)
   80f42:	699a      	ldr	r2, [r3, #24]
   80f44:	2301      	movs	r3, #1
   80f46:	4083      	lsls	r3, r0
   80f48:	4393      	bics	r3, r2
   80f4a:	d018      	beq.n	80f7e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80f4c:	2301      	movs	r3, #1
   80f4e:	fa03 f000 	lsl.w	r0, r3, r0
   80f52:	4b0d      	ldr	r3, [pc, #52]	; (80f88 <pmc_enable_periph_clk+0x50>)
   80f54:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80f56:	2000      	movs	r0, #0
   80f58:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   80f5a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80f5c:	4b0a      	ldr	r3, [pc, #40]	; (80f88 <pmc_enable_periph_clk+0x50>)
   80f5e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80f62:	2301      	movs	r3, #1
   80f64:	4083      	lsls	r3, r0
   80f66:	4393      	bics	r3, r2
   80f68:	d00b      	beq.n	80f82 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80f6a:	2301      	movs	r3, #1
   80f6c:	fa03 f000 	lsl.w	r0, r3, r0
   80f70:	4b05      	ldr	r3, [pc, #20]	; (80f88 <pmc_enable_periph_clk+0x50>)
   80f72:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80f76:	2000      	movs	r0, #0
   80f78:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80f7a:	2001      	movs	r0, #1
   80f7c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80f7e:	2000      	movs	r0, #0
   80f80:	4770      	bx	lr
   80f82:	2000      	movs	r0, #0
}
   80f84:	4770      	bx	lr
   80f86:	bf00      	nop
   80f88:	400e0600 	.word	0x400e0600

00080f8c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80f8c:	e7fe      	b.n	80f8c <Dummy_Handler>
   80f8e:	bf00      	nop

00080f90 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80f90:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80f92:	4b1e      	ldr	r3, [pc, #120]	; (8100c <Reset_Handler+0x7c>)
   80f94:	4a1e      	ldr	r2, [pc, #120]	; (81010 <Reset_Handler+0x80>)
   80f96:	429a      	cmp	r2, r3
   80f98:	d003      	beq.n	80fa2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80f9a:	4b1e      	ldr	r3, [pc, #120]	; (81014 <Reset_Handler+0x84>)
   80f9c:	4a1b      	ldr	r2, [pc, #108]	; (8100c <Reset_Handler+0x7c>)
   80f9e:	429a      	cmp	r2, r3
   80fa0:	d304      	bcc.n	80fac <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80fa2:	4b1d      	ldr	r3, [pc, #116]	; (81018 <Reset_Handler+0x88>)
   80fa4:	4a1d      	ldr	r2, [pc, #116]	; (8101c <Reset_Handler+0x8c>)
   80fa6:	429a      	cmp	r2, r3
   80fa8:	d30f      	bcc.n	80fca <Reset_Handler+0x3a>
   80faa:	e01a      	b.n	80fe2 <Reset_Handler+0x52>
   80fac:	4917      	ldr	r1, [pc, #92]	; (8100c <Reset_Handler+0x7c>)
   80fae:	4b1c      	ldr	r3, [pc, #112]	; (81020 <Reset_Handler+0x90>)
   80fb0:	1a5b      	subs	r3, r3, r1
   80fb2:	f023 0303 	bic.w	r3, r3, #3
   80fb6:	3304      	adds	r3, #4
   80fb8:	4a15      	ldr	r2, [pc, #84]	; (81010 <Reset_Handler+0x80>)
   80fba:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   80fbc:	f852 0b04 	ldr.w	r0, [r2], #4
   80fc0:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80fc4:	429a      	cmp	r2, r3
   80fc6:	d1f9      	bne.n	80fbc <Reset_Handler+0x2c>
   80fc8:	e7eb      	b.n	80fa2 <Reset_Handler+0x12>
   80fca:	4b16      	ldr	r3, [pc, #88]	; (81024 <Reset_Handler+0x94>)
   80fcc:	4a16      	ldr	r2, [pc, #88]	; (81028 <Reset_Handler+0x98>)
   80fce:	1ad2      	subs	r2, r2, r3
   80fd0:	f022 0203 	bic.w	r2, r2, #3
   80fd4:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80fd6:	3b04      	subs	r3, #4
		*pDest++ = 0;
   80fd8:	2100      	movs	r1, #0
   80fda:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80fde:	4293      	cmp	r3, r2
   80fe0:	d1fb      	bne.n	80fda <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80fe2:	4b12      	ldr	r3, [pc, #72]	; (8102c <Reset_Handler+0x9c>)
   80fe4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80fe8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80fec:	4910      	ldr	r1, [pc, #64]	; (81030 <Reset_Handler+0xa0>)
   80fee:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80ff0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80ff4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80ff8:	d203      	bcs.n	81002 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80ffa:	688b      	ldr	r3, [r1, #8]
   80ffc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81000:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81002:	4b0c      	ldr	r3, [pc, #48]	; (81034 <Reset_Handler+0xa4>)
   81004:	4798      	blx	r3

	/* Branch to main function */
	main();
   81006:	4b0c      	ldr	r3, [pc, #48]	; (81038 <Reset_Handler+0xa8>)
   81008:	4798      	blx	r3
   8100a:	e7fe      	b.n	8100a <Reset_Handler+0x7a>
   8100c:	20070000 	.word	0x20070000
   81010:	00081de4 	.word	0x00081de4
   81014:	20070430 	.word	0x20070430
   81018:	2007063c 	.word	0x2007063c
   8101c:	20070430 	.word	0x20070430
   81020:	2007042f 	.word	0x2007042f
   81024:	20070434 	.word	0x20070434
   81028:	2007063f 	.word	0x2007063f
   8102c:	00080000 	.word	0x00080000
   81030:	e000ed00 	.word	0xe000ed00
   81034:	00081c7d 	.word	0x00081c7d
   81038:	00080a6d 	.word	0x00080a6d

0008103c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   8103c:	4b3e      	ldr	r3, [pc, #248]	; (81138 <SystemCoreClockUpdate+0xfc>)
   8103e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81040:	f003 0303 	and.w	r3, r3, #3
   81044:	2b03      	cmp	r3, #3
   81046:	d85f      	bhi.n	81108 <SystemCoreClockUpdate+0xcc>
   81048:	e8df f003 	tbb	[pc, r3]
   8104c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81050:	4b3a      	ldr	r3, [pc, #232]	; (8113c <SystemCoreClockUpdate+0x100>)
   81052:	695b      	ldr	r3, [r3, #20]
   81054:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81058:	bf14      	ite	ne
   8105a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8105e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81062:	4b37      	ldr	r3, [pc, #220]	; (81140 <SystemCoreClockUpdate+0x104>)
   81064:	601a      	str	r2, [r3, #0]
   81066:	e04f      	b.n	81108 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81068:	4b33      	ldr	r3, [pc, #204]	; (81138 <SystemCoreClockUpdate+0xfc>)
   8106a:	6a1b      	ldr	r3, [r3, #32]
   8106c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81070:	d003      	beq.n	8107a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81072:	4a34      	ldr	r2, [pc, #208]	; (81144 <SystemCoreClockUpdate+0x108>)
   81074:	4b32      	ldr	r3, [pc, #200]	; (81140 <SystemCoreClockUpdate+0x104>)
   81076:	601a      	str	r2, [r3, #0]
   81078:	e046      	b.n	81108 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8107a:	4a33      	ldr	r2, [pc, #204]	; (81148 <SystemCoreClockUpdate+0x10c>)
   8107c:	4b30      	ldr	r3, [pc, #192]	; (81140 <SystemCoreClockUpdate+0x104>)
   8107e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81080:	4b2d      	ldr	r3, [pc, #180]	; (81138 <SystemCoreClockUpdate+0xfc>)
   81082:	6a1b      	ldr	r3, [r3, #32]
   81084:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81088:	2b10      	cmp	r3, #16
   8108a:	d002      	beq.n	81092 <SystemCoreClockUpdate+0x56>
   8108c:	2b20      	cmp	r3, #32
   8108e:	d004      	beq.n	8109a <SystemCoreClockUpdate+0x5e>
   81090:	e03a      	b.n	81108 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81092:	4a2e      	ldr	r2, [pc, #184]	; (8114c <SystemCoreClockUpdate+0x110>)
   81094:	4b2a      	ldr	r3, [pc, #168]	; (81140 <SystemCoreClockUpdate+0x104>)
   81096:	601a      	str	r2, [r3, #0]
				break;
   81098:	e036      	b.n	81108 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8109a:	4a2a      	ldr	r2, [pc, #168]	; (81144 <SystemCoreClockUpdate+0x108>)
   8109c:	4b28      	ldr	r3, [pc, #160]	; (81140 <SystemCoreClockUpdate+0x104>)
   8109e:	601a      	str	r2, [r3, #0]
				break;
   810a0:	e032      	b.n	81108 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   810a2:	4b25      	ldr	r3, [pc, #148]	; (81138 <SystemCoreClockUpdate+0xfc>)
   810a4:	6a1b      	ldr	r3, [r3, #32]
   810a6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   810aa:	d003      	beq.n	810b4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   810ac:	4a25      	ldr	r2, [pc, #148]	; (81144 <SystemCoreClockUpdate+0x108>)
   810ae:	4b24      	ldr	r3, [pc, #144]	; (81140 <SystemCoreClockUpdate+0x104>)
   810b0:	601a      	str	r2, [r3, #0]
   810b2:	e012      	b.n	810da <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   810b4:	4a24      	ldr	r2, [pc, #144]	; (81148 <SystemCoreClockUpdate+0x10c>)
   810b6:	4b22      	ldr	r3, [pc, #136]	; (81140 <SystemCoreClockUpdate+0x104>)
   810b8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   810ba:	4b1f      	ldr	r3, [pc, #124]	; (81138 <SystemCoreClockUpdate+0xfc>)
   810bc:	6a1b      	ldr	r3, [r3, #32]
   810be:	f003 0370 	and.w	r3, r3, #112	; 0x70
   810c2:	2b10      	cmp	r3, #16
   810c4:	d002      	beq.n	810cc <SystemCoreClockUpdate+0x90>
   810c6:	2b20      	cmp	r3, #32
   810c8:	d004      	beq.n	810d4 <SystemCoreClockUpdate+0x98>
   810ca:	e006      	b.n	810da <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   810cc:	4a1f      	ldr	r2, [pc, #124]	; (8114c <SystemCoreClockUpdate+0x110>)
   810ce:	4b1c      	ldr	r3, [pc, #112]	; (81140 <SystemCoreClockUpdate+0x104>)
   810d0:	601a      	str	r2, [r3, #0]
				break;
   810d2:	e002      	b.n	810da <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   810d4:	4a1b      	ldr	r2, [pc, #108]	; (81144 <SystemCoreClockUpdate+0x108>)
   810d6:	4b1a      	ldr	r3, [pc, #104]	; (81140 <SystemCoreClockUpdate+0x104>)
   810d8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   810da:	4b17      	ldr	r3, [pc, #92]	; (81138 <SystemCoreClockUpdate+0xfc>)
   810dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   810de:	f003 0303 	and.w	r3, r3, #3
   810e2:	2b02      	cmp	r3, #2
   810e4:	d10d      	bne.n	81102 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   810e6:	4a14      	ldr	r2, [pc, #80]	; (81138 <SystemCoreClockUpdate+0xfc>)
   810e8:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   810ea:	6a92      	ldr	r2, [r2, #40]	; 0x28
   810ec:	4814      	ldr	r0, [pc, #80]	; (81140 <SystemCoreClockUpdate+0x104>)
   810ee:	f3c3 410a 	ubfx	r1, r3, #16, #11
   810f2:	6803      	ldr	r3, [r0, #0]
   810f4:	fb01 3303 	mla	r3, r1, r3, r3
   810f8:	b2d2      	uxtb	r2, r2
   810fa:	fbb3 f3f2 	udiv	r3, r3, r2
   810fe:	6003      	str	r3, [r0, #0]
   81100:	e002      	b.n	81108 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81102:	4a13      	ldr	r2, [pc, #76]	; (81150 <SystemCoreClockUpdate+0x114>)
   81104:	4b0e      	ldr	r3, [pc, #56]	; (81140 <SystemCoreClockUpdate+0x104>)
   81106:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81108:	4b0b      	ldr	r3, [pc, #44]	; (81138 <SystemCoreClockUpdate+0xfc>)
   8110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8110c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81110:	2b70      	cmp	r3, #112	; 0x70
   81112:	d107      	bne.n	81124 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81114:	4a0a      	ldr	r2, [pc, #40]	; (81140 <SystemCoreClockUpdate+0x104>)
   81116:	6813      	ldr	r3, [r2, #0]
   81118:	490e      	ldr	r1, [pc, #56]	; (81154 <SystemCoreClockUpdate+0x118>)
   8111a:	fba1 1303 	umull	r1, r3, r1, r3
   8111e:	085b      	lsrs	r3, r3, #1
   81120:	6013      	str	r3, [r2, #0]
   81122:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81124:	4b04      	ldr	r3, [pc, #16]	; (81138 <SystemCoreClockUpdate+0xfc>)
   81126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81128:	4905      	ldr	r1, [pc, #20]	; (81140 <SystemCoreClockUpdate+0x104>)
   8112a:	f3c3 1202 	ubfx	r2, r3, #4, #3
   8112e:	680b      	ldr	r3, [r1, #0]
   81130:	40d3      	lsrs	r3, r2
   81132:	600b      	str	r3, [r1, #0]
   81134:	4770      	bx	lr
   81136:	bf00      	nop
   81138:	400e0600 	.word	0x400e0600
   8113c:	400e1a10 	.word	0x400e1a10
   81140:	20070000 	.word	0x20070000
   81144:	00b71b00 	.word	0x00b71b00
   81148:	003d0900 	.word	0x003d0900
   8114c:	007a1200 	.word	0x007a1200
   81150:	0e4e1c00 	.word	0x0e4e1c00
   81154:	aaaaaaab 	.word	0xaaaaaaab

00081158 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   81158:	4b1b      	ldr	r3, [pc, #108]	; (811c8 <system_init_flash+0x70>)
   8115a:	4298      	cmp	r0, r3
   8115c:	d806      	bhi.n	8116c <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   8115e:	2300      	movs	r3, #0
   81160:	4a1a      	ldr	r2, [pc, #104]	; (811cc <system_init_flash+0x74>)
   81162:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   81164:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81168:	6013      	str	r3, [r2, #0]
   8116a:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8116c:	4b18      	ldr	r3, [pc, #96]	; (811d0 <system_init_flash+0x78>)
   8116e:	4298      	cmp	r0, r3
   81170:	d807      	bhi.n	81182 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   81172:	f44f 7380 	mov.w	r3, #256	; 0x100
   81176:	4a15      	ldr	r2, [pc, #84]	; (811cc <system_init_flash+0x74>)
   81178:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8117a:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8117e:	6013      	str	r3, [r2, #0]
   81180:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   81182:	4b14      	ldr	r3, [pc, #80]	; (811d4 <system_init_flash+0x7c>)
   81184:	4298      	cmp	r0, r3
   81186:	d807      	bhi.n	81198 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   81188:	f44f 7300 	mov.w	r3, #512	; 0x200
   8118c:	4a0f      	ldr	r2, [pc, #60]	; (811cc <system_init_flash+0x74>)
   8118e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   81190:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81194:	6013      	str	r3, [r2, #0]
   81196:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   81198:	4b0f      	ldr	r3, [pc, #60]	; (811d8 <system_init_flash+0x80>)
   8119a:	4298      	cmp	r0, r3
   8119c:	d807      	bhi.n	811ae <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8119e:	f44f 7340 	mov.w	r3, #768	; 0x300
   811a2:	4a0a      	ldr	r2, [pc, #40]	; (811cc <system_init_flash+0x74>)
   811a4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   811a6:	f502 7200 	add.w	r2, r2, #512	; 0x200
   811aa:	6013      	str	r3, [r2, #0]
   811ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   811ae:	4b0b      	ldr	r3, [pc, #44]	; (811dc <system_init_flash+0x84>)
   811b0:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   811b2:	bf94      	ite	ls
   811b4:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   811b8:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   811bc:	4a03      	ldr	r2, [pc, #12]	; (811cc <system_init_flash+0x74>)
   811be:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   811c0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   811c4:	6013      	str	r3, [r2, #0]
   811c6:	4770      	bx	lr
   811c8:	0121eabf 	.word	0x0121eabf
   811cc:	400e0a00 	.word	0x400e0a00
   811d0:	02faf07f 	.word	0x02faf07f
   811d4:	03d08fff 	.word	0x03d08fff
   811d8:	04c4b3ff 	.word	0x04c4b3ff
   811dc:	055d4a7f 	.word	0x055d4a7f

000811e0 <__aeabi_drsub>:
   811e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   811e4:	e002      	b.n	811ec <__adddf3>
   811e6:	bf00      	nop

000811e8 <__aeabi_dsub>:
   811e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000811ec <__adddf3>:
   811ec:	b530      	push	{r4, r5, lr}
   811ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
   811f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
   811f6:	ea94 0f05 	teq	r4, r5
   811fa:	bf08      	it	eq
   811fc:	ea90 0f02 	teqeq	r0, r2
   81200:	bf1f      	itttt	ne
   81202:	ea54 0c00 	orrsne.w	ip, r4, r0
   81206:	ea55 0c02 	orrsne.w	ip, r5, r2
   8120a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8120e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81212:	f000 80e2 	beq.w	813da <__adddf3+0x1ee>
   81216:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8121a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8121e:	bfb8      	it	lt
   81220:	426d      	neglt	r5, r5
   81222:	dd0c      	ble.n	8123e <__adddf3+0x52>
   81224:	442c      	add	r4, r5
   81226:	ea80 0202 	eor.w	r2, r0, r2
   8122a:	ea81 0303 	eor.w	r3, r1, r3
   8122e:	ea82 0000 	eor.w	r0, r2, r0
   81232:	ea83 0101 	eor.w	r1, r3, r1
   81236:	ea80 0202 	eor.w	r2, r0, r2
   8123a:	ea81 0303 	eor.w	r3, r1, r3
   8123e:	2d36      	cmp	r5, #54	; 0x36
   81240:	bf88      	it	hi
   81242:	bd30      	pophi	{r4, r5, pc}
   81244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81248:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8124c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81254:	d002      	beq.n	8125c <__adddf3+0x70>
   81256:	4240      	negs	r0, r0
   81258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8125c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81260:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81268:	d002      	beq.n	81270 <__adddf3+0x84>
   8126a:	4252      	negs	r2, r2
   8126c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81270:	ea94 0f05 	teq	r4, r5
   81274:	f000 80a7 	beq.w	813c6 <__adddf3+0x1da>
   81278:	f1a4 0401 	sub.w	r4, r4, #1
   8127c:	f1d5 0e20 	rsbs	lr, r5, #32
   81280:	db0d      	blt.n	8129e <__adddf3+0xb2>
   81282:	fa02 fc0e 	lsl.w	ip, r2, lr
   81286:	fa22 f205 	lsr.w	r2, r2, r5
   8128a:	1880      	adds	r0, r0, r2
   8128c:	f141 0100 	adc.w	r1, r1, #0
   81290:	fa03 f20e 	lsl.w	r2, r3, lr
   81294:	1880      	adds	r0, r0, r2
   81296:	fa43 f305 	asr.w	r3, r3, r5
   8129a:	4159      	adcs	r1, r3
   8129c:	e00e      	b.n	812bc <__adddf3+0xd0>
   8129e:	f1a5 0520 	sub.w	r5, r5, #32
   812a2:	f10e 0e20 	add.w	lr, lr, #32
   812a6:	2a01      	cmp	r2, #1
   812a8:	fa03 fc0e 	lsl.w	ip, r3, lr
   812ac:	bf28      	it	cs
   812ae:	f04c 0c02 	orrcs.w	ip, ip, #2
   812b2:	fa43 f305 	asr.w	r3, r3, r5
   812b6:	18c0      	adds	r0, r0, r3
   812b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   812bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   812c0:	d507      	bpl.n	812d2 <__adddf3+0xe6>
   812c2:	f04f 0e00 	mov.w	lr, #0
   812c6:	f1dc 0c00 	rsbs	ip, ip, #0
   812ca:	eb7e 0000 	sbcs.w	r0, lr, r0
   812ce:	eb6e 0101 	sbc.w	r1, lr, r1
   812d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   812d6:	d31b      	bcc.n	81310 <__adddf3+0x124>
   812d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   812dc:	d30c      	bcc.n	812f8 <__adddf3+0x10c>
   812de:	0849      	lsrs	r1, r1, #1
   812e0:	ea5f 0030 	movs.w	r0, r0, rrx
   812e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   812e8:	f104 0401 	add.w	r4, r4, #1
   812ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
   812f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   812f4:	f080 809a 	bcs.w	8142c <__adddf3+0x240>
   812f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   812fc:	bf08      	it	eq
   812fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81302:	f150 0000 	adcs.w	r0, r0, #0
   81306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8130a:	ea41 0105 	orr.w	r1, r1, r5
   8130e:	bd30      	pop	{r4, r5, pc}
   81310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81314:	4140      	adcs	r0, r0
   81316:	eb41 0101 	adc.w	r1, r1, r1
   8131a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8131e:	f1a4 0401 	sub.w	r4, r4, #1
   81322:	d1e9      	bne.n	812f8 <__adddf3+0x10c>
   81324:	f091 0f00 	teq	r1, #0
   81328:	bf04      	itt	eq
   8132a:	4601      	moveq	r1, r0
   8132c:	2000      	moveq	r0, #0
   8132e:	fab1 f381 	clz	r3, r1
   81332:	bf08      	it	eq
   81334:	3320      	addeq	r3, #32
   81336:	f1a3 030b 	sub.w	r3, r3, #11
   8133a:	f1b3 0220 	subs.w	r2, r3, #32
   8133e:	da0c      	bge.n	8135a <__adddf3+0x16e>
   81340:	320c      	adds	r2, #12
   81342:	dd08      	ble.n	81356 <__adddf3+0x16a>
   81344:	f102 0c14 	add.w	ip, r2, #20
   81348:	f1c2 020c 	rsb	r2, r2, #12
   8134c:	fa01 f00c 	lsl.w	r0, r1, ip
   81350:	fa21 f102 	lsr.w	r1, r1, r2
   81354:	e00c      	b.n	81370 <__adddf3+0x184>
   81356:	f102 0214 	add.w	r2, r2, #20
   8135a:	bfd8      	it	le
   8135c:	f1c2 0c20 	rsble	ip, r2, #32
   81360:	fa01 f102 	lsl.w	r1, r1, r2
   81364:	fa20 fc0c 	lsr.w	ip, r0, ip
   81368:	bfdc      	itt	le
   8136a:	ea41 010c 	orrle.w	r1, r1, ip
   8136e:	4090      	lslle	r0, r2
   81370:	1ae4      	subs	r4, r4, r3
   81372:	bfa2      	ittt	ge
   81374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81378:	4329      	orrge	r1, r5
   8137a:	bd30      	popge	{r4, r5, pc}
   8137c:	ea6f 0404 	mvn.w	r4, r4
   81380:	3c1f      	subs	r4, #31
   81382:	da1c      	bge.n	813be <__adddf3+0x1d2>
   81384:	340c      	adds	r4, #12
   81386:	dc0e      	bgt.n	813a6 <__adddf3+0x1ba>
   81388:	f104 0414 	add.w	r4, r4, #20
   8138c:	f1c4 0220 	rsb	r2, r4, #32
   81390:	fa20 f004 	lsr.w	r0, r0, r4
   81394:	fa01 f302 	lsl.w	r3, r1, r2
   81398:	ea40 0003 	orr.w	r0, r0, r3
   8139c:	fa21 f304 	lsr.w	r3, r1, r4
   813a0:	ea45 0103 	orr.w	r1, r5, r3
   813a4:	bd30      	pop	{r4, r5, pc}
   813a6:	f1c4 040c 	rsb	r4, r4, #12
   813aa:	f1c4 0220 	rsb	r2, r4, #32
   813ae:	fa20 f002 	lsr.w	r0, r0, r2
   813b2:	fa01 f304 	lsl.w	r3, r1, r4
   813b6:	ea40 0003 	orr.w	r0, r0, r3
   813ba:	4629      	mov	r1, r5
   813bc:	bd30      	pop	{r4, r5, pc}
   813be:	fa21 f004 	lsr.w	r0, r1, r4
   813c2:	4629      	mov	r1, r5
   813c4:	bd30      	pop	{r4, r5, pc}
   813c6:	f094 0f00 	teq	r4, #0
   813ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   813ce:	bf06      	itte	eq
   813d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   813d4:	3401      	addeq	r4, #1
   813d6:	3d01      	subne	r5, #1
   813d8:	e74e      	b.n	81278 <__adddf3+0x8c>
   813da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   813de:	bf18      	it	ne
   813e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   813e4:	d029      	beq.n	8143a <__adddf3+0x24e>
   813e6:	ea94 0f05 	teq	r4, r5
   813ea:	bf08      	it	eq
   813ec:	ea90 0f02 	teqeq	r0, r2
   813f0:	d005      	beq.n	813fe <__adddf3+0x212>
   813f2:	ea54 0c00 	orrs.w	ip, r4, r0
   813f6:	bf04      	itt	eq
   813f8:	4619      	moveq	r1, r3
   813fa:	4610      	moveq	r0, r2
   813fc:	bd30      	pop	{r4, r5, pc}
   813fe:	ea91 0f03 	teq	r1, r3
   81402:	bf1e      	ittt	ne
   81404:	2100      	movne	r1, #0
   81406:	2000      	movne	r0, #0
   81408:	bd30      	popne	{r4, r5, pc}
   8140a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8140e:	d105      	bne.n	8141c <__adddf3+0x230>
   81410:	0040      	lsls	r0, r0, #1
   81412:	4149      	adcs	r1, r1
   81414:	bf28      	it	cs
   81416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8141a:	bd30      	pop	{r4, r5, pc}
   8141c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81420:	bf3c      	itt	cc
   81422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81426:	bd30      	popcc	{r4, r5, pc}
   81428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8142c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81434:	f04f 0000 	mov.w	r0, #0
   81438:	bd30      	pop	{r4, r5, pc}
   8143a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8143e:	bf1a      	itte	ne
   81440:	4619      	movne	r1, r3
   81442:	4610      	movne	r0, r2
   81444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81448:	bf1c      	itt	ne
   8144a:	460b      	movne	r3, r1
   8144c:	4602      	movne	r2, r0
   8144e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81452:	bf06      	itte	eq
   81454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81458:	ea91 0f03 	teqeq	r1, r3
   8145c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81460:	bd30      	pop	{r4, r5, pc}
   81462:	bf00      	nop

00081464 <__aeabi_ui2d>:
   81464:	f090 0f00 	teq	r0, #0
   81468:	bf04      	itt	eq
   8146a:	2100      	moveq	r1, #0
   8146c:	4770      	bxeq	lr
   8146e:	b530      	push	{r4, r5, lr}
   81470:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81474:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81478:	f04f 0500 	mov.w	r5, #0
   8147c:	f04f 0100 	mov.w	r1, #0
   81480:	e750      	b.n	81324 <__adddf3+0x138>
   81482:	bf00      	nop

00081484 <__aeabi_i2d>:
   81484:	f090 0f00 	teq	r0, #0
   81488:	bf04      	itt	eq
   8148a:	2100      	moveq	r1, #0
   8148c:	4770      	bxeq	lr
   8148e:	b530      	push	{r4, r5, lr}
   81490:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81494:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8149c:	bf48      	it	mi
   8149e:	4240      	negmi	r0, r0
   814a0:	f04f 0100 	mov.w	r1, #0
   814a4:	e73e      	b.n	81324 <__adddf3+0x138>
   814a6:	bf00      	nop

000814a8 <__aeabi_f2d>:
   814a8:	0042      	lsls	r2, r0, #1
   814aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
   814ae:	ea4f 0131 	mov.w	r1, r1, rrx
   814b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   814b6:	bf1f      	itttt	ne
   814b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   814bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   814c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   814c4:	4770      	bxne	lr
   814c6:	f092 0f00 	teq	r2, #0
   814ca:	bf14      	ite	ne
   814cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   814d0:	4770      	bxeq	lr
   814d2:	b530      	push	{r4, r5, lr}
   814d4:	f44f 7460 	mov.w	r4, #896	; 0x380
   814d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   814dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   814e0:	e720      	b.n	81324 <__adddf3+0x138>
   814e2:	bf00      	nop

000814e4 <__aeabi_ul2d>:
   814e4:	ea50 0201 	orrs.w	r2, r0, r1
   814e8:	bf08      	it	eq
   814ea:	4770      	bxeq	lr
   814ec:	b530      	push	{r4, r5, lr}
   814ee:	f04f 0500 	mov.w	r5, #0
   814f2:	e00a      	b.n	8150a <__aeabi_l2d+0x16>

000814f4 <__aeabi_l2d>:
   814f4:	ea50 0201 	orrs.w	r2, r0, r1
   814f8:	bf08      	it	eq
   814fa:	4770      	bxeq	lr
   814fc:	b530      	push	{r4, r5, lr}
   814fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81502:	d502      	bpl.n	8150a <__aeabi_l2d+0x16>
   81504:	4240      	negs	r0, r0
   81506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8150a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8150e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81516:	f43f aedc 	beq.w	812d2 <__adddf3+0xe6>
   8151a:	f04f 0203 	mov.w	r2, #3
   8151e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81522:	bf18      	it	ne
   81524:	3203      	addne	r2, #3
   81526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8152a:	bf18      	it	ne
   8152c:	3203      	addne	r2, #3
   8152e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81532:	f1c2 0320 	rsb	r3, r2, #32
   81536:	fa00 fc03 	lsl.w	ip, r0, r3
   8153a:	fa20 f002 	lsr.w	r0, r0, r2
   8153e:	fa01 fe03 	lsl.w	lr, r1, r3
   81542:	ea40 000e 	orr.w	r0, r0, lr
   81546:	fa21 f102 	lsr.w	r1, r1, r2
   8154a:	4414      	add	r4, r2
   8154c:	e6c1      	b.n	812d2 <__adddf3+0xe6>
   8154e:	bf00      	nop

00081550 <__aeabi_dmul>:
   81550:	b570      	push	{r4, r5, r6, lr}
   81552:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8155a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8155e:	bf1d      	ittte	ne
   81560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81564:	ea94 0f0c 	teqne	r4, ip
   81568:	ea95 0f0c 	teqne	r5, ip
   8156c:	f000 f8de 	bleq	8172c <__aeabi_dmul+0x1dc>
   81570:	442c      	add	r4, r5
   81572:	ea81 0603 	eor.w	r6, r1, r3
   81576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8157a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8157e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81582:	bf18      	it	ne
   81584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8158c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81590:	d038      	beq.n	81604 <__aeabi_dmul+0xb4>
   81592:	fba0 ce02 	umull	ip, lr, r0, r2
   81596:	f04f 0500 	mov.w	r5, #0
   8159a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8159e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   815a2:	fbe0 e503 	umlal	lr, r5, r0, r3
   815a6:	f04f 0600 	mov.w	r6, #0
   815aa:	fbe1 5603 	umlal	r5, r6, r1, r3
   815ae:	f09c 0f00 	teq	ip, #0
   815b2:	bf18      	it	ne
   815b4:	f04e 0e01 	orrne.w	lr, lr, #1
   815b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   815bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   815c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   815c4:	d204      	bcs.n	815d0 <__aeabi_dmul+0x80>
   815c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   815ca:	416d      	adcs	r5, r5
   815cc:	eb46 0606 	adc.w	r6, r6, r6
   815d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   815d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   815d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   815dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   815e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   815e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   815e8:	bf88      	it	hi
   815ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   815ee:	d81e      	bhi.n	8162e <__aeabi_dmul+0xde>
   815f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   815f4:	bf08      	it	eq
   815f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   815fa:	f150 0000 	adcs.w	r0, r0, #0
   815fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81602:	bd70      	pop	{r4, r5, r6, pc}
   81604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81608:	ea46 0101 	orr.w	r1, r6, r1
   8160c:	ea40 0002 	orr.w	r0, r0, r2
   81610:	ea81 0103 	eor.w	r1, r1, r3
   81614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81618:	bfc2      	ittt	gt
   8161a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8161e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81622:	bd70      	popgt	{r4, r5, r6, pc}
   81624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81628:	f04f 0e00 	mov.w	lr, #0
   8162c:	3c01      	subs	r4, #1
   8162e:	f300 80ab 	bgt.w	81788 <__aeabi_dmul+0x238>
   81632:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81636:	bfde      	ittt	le
   81638:	2000      	movle	r0, #0
   8163a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8163e:	bd70      	pople	{r4, r5, r6, pc}
   81640:	f1c4 0400 	rsb	r4, r4, #0
   81644:	3c20      	subs	r4, #32
   81646:	da35      	bge.n	816b4 <__aeabi_dmul+0x164>
   81648:	340c      	adds	r4, #12
   8164a:	dc1b      	bgt.n	81684 <__aeabi_dmul+0x134>
   8164c:	f104 0414 	add.w	r4, r4, #20
   81650:	f1c4 0520 	rsb	r5, r4, #32
   81654:	fa00 f305 	lsl.w	r3, r0, r5
   81658:	fa20 f004 	lsr.w	r0, r0, r4
   8165c:	fa01 f205 	lsl.w	r2, r1, r5
   81660:	ea40 0002 	orr.w	r0, r0, r2
   81664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8166c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81670:	fa21 f604 	lsr.w	r6, r1, r4
   81674:	eb42 0106 	adc.w	r1, r2, r6
   81678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8167c:	bf08      	it	eq
   8167e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81682:	bd70      	pop	{r4, r5, r6, pc}
   81684:	f1c4 040c 	rsb	r4, r4, #12
   81688:	f1c4 0520 	rsb	r5, r4, #32
   8168c:	fa00 f304 	lsl.w	r3, r0, r4
   81690:	fa20 f005 	lsr.w	r0, r0, r5
   81694:	fa01 f204 	lsl.w	r2, r1, r4
   81698:	ea40 0002 	orr.w	r0, r0, r2
   8169c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   816a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   816a4:	f141 0100 	adc.w	r1, r1, #0
   816a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   816ac:	bf08      	it	eq
   816ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   816b2:	bd70      	pop	{r4, r5, r6, pc}
   816b4:	f1c4 0520 	rsb	r5, r4, #32
   816b8:	fa00 f205 	lsl.w	r2, r0, r5
   816bc:	ea4e 0e02 	orr.w	lr, lr, r2
   816c0:	fa20 f304 	lsr.w	r3, r0, r4
   816c4:	fa01 f205 	lsl.w	r2, r1, r5
   816c8:	ea43 0302 	orr.w	r3, r3, r2
   816cc:	fa21 f004 	lsr.w	r0, r1, r4
   816d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   816d4:	fa21 f204 	lsr.w	r2, r1, r4
   816d8:	ea20 0002 	bic.w	r0, r0, r2
   816dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   816e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   816e4:	bf08      	it	eq
   816e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   816ea:	bd70      	pop	{r4, r5, r6, pc}
   816ec:	f094 0f00 	teq	r4, #0
   816f0:	d10f      	bne.n	81712 <__aeabi_dmul+0x1c2>
   816f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   816f6:	0040      	lsls	r0, r0, #1
   816f8:	eb41 0101 	adc.w	r1, r1, r1
   816fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81700:	bf08      	it	eq
   81702:	3c01      	subeq	r4, #1
   81704:	d0f7      	beq.n	816f6 <__aeabi_dmul+0x1a6>
   81706:	ea41 0106 	orr.w	r1, r1, r6
   8170a:	f095 0f00 	teq	r5, #0
   8170e:	bf18      	it	ne
   81710:	4770      	bxne	lr
   81712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81716:	0052      	lsls	r2, r2, #1
   81718:	eb43 0303 	adc.w	r3, r3, r3
   8171c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81720:	bf08      	it	eq
   81722:	3d01      	subeq	r5, #1
   81724:	d0f7      	beq.n	81716 <__aeabi_dmul+0x1c6>
   81726:	ea43 0306 	orr.w	r3, r3, r6
   8172a:	4770      	bx	lr
   8172c:	ea94 0f0c 	teq	r4, ip
   81730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81734:	bf18      	it	ne
   81736:	ea95 0f0c 	teqne	r5, ip
   8173a:	d00c      	beq.n	81756 <__aeabi_dmul+0x206>
   8173c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81740:	bf18      	it	ne
   81742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81746:	d1d1      	bne.n	816ec <__aeabi_dmul+0x19c>
   81748:	ea81 0103 	eor.w	r1, r1, r3
   8174c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81750:	f04f 0000 	mov.w	r0, #0
   81754:	bd70      	pop	{r4, r5, r6, pc}
   81756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8175a:	bf06      	itte	eq
   8175c:	4610      	moveq	r0, r2
   8175e:	4619      	moveq	r1, r3
   81760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81764:	d019      	beq.n	8179a <__aeabi_dmul+0x24a>
   81766:	ea94 0f0c 	teq	r4, ip
   8176a:	d102      	bne.n	81772 <__aeabi_dmul+0x222>
   8176c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81770:	d113      	bne.n	8179a <__aeabi_dmul+0x24a>
   81772:	ea95 0f0c 	teq	r5, ip
   81776:	d105      	bne.n	81784 <__aeabi_dmul+0x234>
   81778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8177c:	bf1c      	itt	ne
   8177e:	4610      	movne	r0, r2
   81780:	4619      	movne	r1, r3
   81782:	d10a      	bne.n	8179a <__aeabi_dmul+0x24a>
   81784:	ea81 0103 	eor.w	r1, r1, r3
   81788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8178c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81794:	f04f 0000 	mov.w	r0, #0
   81798:	bd70      	pop	{r4, r5, r6, pc}
   8179a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8179e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   817a2:	bd70      	pop	{r4, r5, r6, pc}

000817a4 <__aeabi_ddiv>:
   817a4:	b570      	push	{r4, r5, r6, lr}
   817a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   817aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   817ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   817b2:	bf1d      	ittte	ne
   817b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   817b8:	ea94 0f0c 	teqne	r4, ip
   817bc:	ea95 0f0c 	teqne	r5, ip
   817c0:	f000 f8a7 	bleq	81912 <__aeabi_ddiv+0x16e>
   817c4:	eba4 0405 	sub.w	r4, r4, r5
   817c8:	ea81 0e03 	eor.w	lr, r1, r3
   817cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   817d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   817d4:	f000 8088 	beq.w	818e8 <__aeabi_ddiv+0x144>
   817d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   817dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   817e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   817e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   817e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
   817ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   817f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   817f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
   817f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   817fc:	429d      	cmp	r5, r3
   817fe:	bf08      	it	eq
   81800:	4296      	cmpeq	r6, r2
   81802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81806:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8180a:	d202      	bcs.n	81812 <__aeabi_ddiv+0x6e>
   8180c:	085b      	lsrs	r3, r3, #1
   8180e:	ea4f 0232 	mov.w	r2, r2, rrx
   81812:	1ab6      	subs	r6, r6, r2
   81814:	eb65 0503 	sbc.w	r5, r5, r3
   81818:	085b      	lsrs	r3, r3, #1
   8181a:	ea4f 0232 	mov.w	r2, r2, rrx
   8181e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81826:	ebb6 0e02 	subs.w	lr, r6, r2
   8182a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8182e:	bf22      	ittt	cs
   81830:	1ab6      	subcs	r6, r6, r2
   81832:	4675      	movcs	r5, lr
   81834:	ea40 000c 	orrcs.w	r0, r0, ip
   81838:	085b      	lsrs	r3, r3, #1
   8183a:	ea4f 0232 	mov.w	r2, r2, rrx
   8183e:	ebb6 0e02 	subs.w	lr, r6, r2
   81842:	eb75 0e03 	sbcs.w	lr, r5, r3
   81846:	bf22      	ittt	cs
   81848:	1ab6      	subcs	r6, r6, r2
   8184a:	4675      	movcs	r5, lr
   8184c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81850:	085b      	lsrs	r3, r3, #1
   81852:	ea4f 0232 	mov.w	r2, r2, rrx
   81856:	ebb6 0e02 	subs.w	lr, r6, r2
   8185a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8185e:	bf22      	ittt	cs
   81860:	1ab6      	subcs	r6, r6, r2
   81862:	4675      	movcs	r5, lr
   81864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81868:	085b      	lsrs	r3, r3, #1
   8186a:	ea4f 0232 	mov.w	r2, r2, rrx
   8186e:	ebb6 0e02 	subs.w	lr, r6, r2
   81872:	eb75 0e03 	sbcs.w	lr, r5, r3
   81876:	bf22      	ittt	cs
   81878:	1ab6      	subcs	r6, r6, r2
   8187a:	4675      	movcs	r5, lr
   8187c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81880:	ea55 0e06 	orrs.w	lr, r5, r6
   81884:	d018      	beq.n	818b8 <__aeabi_ddiv+0x114>
   81886:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8188a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8188e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8189a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8189e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   818a2:	d1c0      	bne.n	81826 <__aeabi_ddiv+0x82>
   818a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   818a8:	d10b      	bne.n	818c2 <__aeabi_ddiv+0x11e>
   818aa:	ea41 0100 	orr.w	r1, r1, r0
   818ae:	f04f 0000 	mov.w	r0, #0
   818b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   818b6:	e7b6      	b.n	81826 <__aeabi_ddiv+0x82>
   818b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   818bc:	bf04      	itt	eq
   818be:	4301      	orreq	r1, r0
   818c0:	2000      	moveq	r0, #0
   818c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   818c6:	bf88      	it	hi
   818c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   818cc:	f63f aeaf 	bhi.w	8162e <__aeabi_dmul+0xde>
   818d0:	ebb5 0c03 	subs.w	ip, r5, r3
   818d4:	bf04      	itt	eq
   818d6:	ebb6 0c02 	subseq.w	ip, r6, r2
   818da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   818de:	f150 0000 	adcs.w	r0, r0, #0
   818e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   818e6:	bd70      	pop	{r4, r5, r6, pc}
   818e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   818ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   818f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   818f4:	bfc2      	ittt	gt
   818f6:	ebd4 050c 	rsbsgt	r5, r4, ip
   818fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   818fe:	bd70      	popgt	{r4, r5, r6, pc}
   81900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81904:	f04f 0e00 	mov.w	lr, #0
   81908:	3c01      	subs	r4, #1
   8190a:	e690      	b.n	8162e <__aeabi_dmul+0xde>
   8190c:	ea45 0e06 	orr.w	lr, r5, r6
   81910:	e68d      	b.n	8162e <__aeabi_dmul+0xde>
   81912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81916:	ea94 0f0c 	teq	r4, ip
   8191a:	bf08      	it	eq
   8191c:	ea95 0f0c 	teqeq	r5, ip
   81920:	f43f af3b 	beq.w	8179a <__aeabi_dmul+0x24a>
   81924:	ea94 0f0c 	teq	r4, ip
   81928:	d10a      	bne.n	81940 <__aeabi_ddiv+0x19c>
   8192a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8192e:	f47f af34 	bne.w	8179a <__aeabi_dmul+0x24a>
   81932:	ea95 0f0c 	teq	r5, ip
   81936:	f47f af25 	bne.w	81784 <__aeabi_dmul+0x234>
   8193a:	4610      	mov	r0, r2
   8193c:	4619      	mov	r1, r3
   8193e:	e72c      	b.n	8179a <__aeabi_dmul+0x24a>
   81940:	ea95 0f0c 	teq	r5, ip
   81944:	d106      	bne.n	81954 <__aeabi_ddiv+0x1b0>
   81946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8194a:	f43f aefd 	beq.w	81748 <__aeabi_dmul+0x1f8>
   8194e:	4610      	mov	r0, r2
   81950:	4619      	mov	r1, r3
   81952:	e722      	b.n	8179a <__aeabi_dmul+0x24a>
   81954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81958:	bf18      	it	ne
   8195a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8195e:	f47f aec5 	bne.w	816ec <__aeabi_dmul+0x19c>
   81962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81966:	f47f af0d 	bne.w	81784 <__aeabi_dmul+0x234>
   8196a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8196e:	f47f aeeb 	bne.w	81748 <__aeabi_dmul+0x1f8>
   81972:	e712      	b.n	8179a <__aeabi_dmul+0x24a>

00081974 <__aeabi_d2f>:
   81974:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   8197c:	bf24      	itt	cs
   8197e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   81982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   81986:	d90d      	bls.n	819a4 <__aeabi_d2f+0x30>
   81988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8198c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   81990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   81994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   81998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   8199c:	bf08      	it	eq
   8199e:	f020 0001 	biceq.w	r0, r0, #1
   819a2:	4770      	bx	lr
   819a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   819a8:	d121      	bne.n	819ee <__aeabi_d2f+0x7a>
   819aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   819ae:	bfbc      	itt	lt
   819b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   819b4:	4770      	bxlt	lr
   819b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   819ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
   819be:	f1c2 0218 	rsb	r2, r2, #24
   819c2:	f1c2 0c20 	rsb	ip, r2, #32
   819c6:	fa10 f30c 	lsls.w	r3, r0, ip
   819ca:	fa20 f002 	lsr.w	r0, r0, r2
   819ce:	bf18      	it	ne
   819d0:	f040 0001 	orrne.w	r0, r0, #1
   819d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   819d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   819dc:	fa03 fc0c 	lsl.w	ip, r3, ip
   819e0:	ea40 000c 	orr.w	r0, r0, ip
   819e4:	fa23 f302 	lsr.w	r3, r3, r2
   819e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
   819ec:	e7cc      	b.n	81988 <__aeabi_d2f+0x14>
   819ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
   819f2:	d107      	bne.n	81a04 <__aeabi_d2f+0x90>
   819f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   819f8:	bf1e      	ittt	ne
   819fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   819fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   81a02:	4770      	bxne	lr
   81a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   81a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81a10:	4770      	bx	lr
   81a12:	bf00      	nop

00081a14 <__aeabi_frsub>:
   81a14:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81a18:	e002      	b.n	81a20 <__addsf3>
   81a1a:	bf00      	nop

00081a1c <__aeabi_fsub>:
   81a1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081a20 <__addsf3>:
   81a20:	0042      	lsls	r2, r0, #1
   81a22:	bf1f      	itttt	ne
   81a24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81a28:	ea92 0f03 	teqne	r2, r3
   81a2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   81a30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81a34:	d06a      	beq.n	81b0c <__addsf3+0xec>
   81a36:	ea4f 6212 	mov.w	r2, r2, lsr #24
   81a3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   81a3e:	bfc1      	itttt	gt
   81a40:	18d2      	addgt	r2, r2, r3
   81a42:	4041      	eorgt	r1, r0
   81a44:	4048      	eorgt	r0, r1
   81a46:	4041      	eorgt	r1, r0
   81a48:	bfb8      	it	lt
   81a4a:	425b      	neglt	r3, r3
   81a4c:	2b19      	cmp	r3, #25
   81a4e:	bf88      	it	hi
   81a50:	4770      	bxhi	lr
   81a52:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81a56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81a5a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   81a5e:	bf18      	it	ne
   81a60:	4240      	negne	r0, r0
   81a62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81a66:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   81a6a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   81a6e:	bf18      	it	ne
   81a70:	4249      	negne	r1, r1
   81a72:	ea92 0f03 	teq	r2, r3
   81a76:	d03f      	beq.n	81af8 <__addsf3+0xd8>
   81a78:	f1a2 0201 	sub.w	r2, r2, #1
   81a7c:	fa41 fc03 	asr.w	ip, r1, r3
   81a80:	eb10 000c 	adds.w	r0, r0, ip
   81a84:	f1c3 0320 	rsb	r3, r3, #32
   81a88:	fa01 f103 	lsl.w	r1, r1, r3
   81a8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81a90:	d502      	bpl.n	81a98 <__addsf3+0x78>
   81a92:	4249      	negs	r1, r1
   81a94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81a98:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81a9c:	d313      	bcc.n	81ac6 <__addsf3+0xa6>
   81a9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   81aa2:	d306      	bcc.n	81ab2 <__addsf3+0x92>
   81aa4:	0840      	lsrs	r0, r0, #1
   81aa6:	ea4f 0131 	mov.w	r1, r1, rrx
   81aaa:	f102 0201 	add.w	r2, r2, #1
   81aae:	2afe      	cmp	r2, #254	; 0xfe
   81ab0:	d251      	bcs.n	81b56 <__addsf3+0x136>
   81ab2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   81ab6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81aba:	bf08      	it	eq
   81abc:	f020 0001 	biceq.w	r0, r0, #1
   81ac0:	ea40 0003 	orr.w	r0, r0, r3
   81ac4:	4770      	bx	lr
   81ac6:	0049      	lsls	r1, r1, #1
   81ac8:	eb40 0000 	adc.w	r0, r0, r0
   81acc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81ad0:	f1a2 0201 	sub.w	r2, r2, #1
   81ad4:	d1ed      	bne.n	81ab2 <__addsf3+0x92>
   81ad6:	fab0 fc80 	clz	ip, r0
   81ada:	f1ac 0c08 	sub.w	ip, ip, #8
   81ade:	ebb2 020c 	subs.w	r2, r2, ip
   81ae2:	fa00 f00c 	lsl.w	r0, r0, ip
   81ae6:	bfaa      	itet	ge
   81ae8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81aec:	4252      	neglt	r2, r2
   81aee:	4318      	orrge	r0, r3
   81af0:	bfbc      	itt	lt
   81af2:	40d0      	lsrlt	r0, r2
   81af4:	4318      	orrlt	r0, r3
   81af6:	4770      	bx	lr
   81af8:	f092 0f00 	teq	r2, #0
   81afc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81b00:	bf06      	itte	eq
   81b02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   81b06:	3201      	addeq	r2, #1
   81b08:	3b01      	subne	r3, #1
   81b0a:	e7b5      	b.n	81a78 <__addsf3+0x58>
   81b0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81b10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81b14:	bf18      	it	ne
   81b16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81b1a:	d021      	beq.n	81b60 <__addsf3+0x140>
   81b1c:	ea92 0f03 	teq	r2, r3
   81b20:	d004      	beq.n	81b2c <__addsf3+0x10c>
   81b22:	f092 0f00 	teq	r2, #0
   81b26:	bf08      	it	eq
   81b28:	4608      	moveq	r0, r1
   81b2a:	4770      	bx	lr
   81b2c:	ea90 0f01 	teq	r0, r1
   81b30:	bf1c      	itt	ne
   81b32:	2000      	movne	r0, #0
   81b34:	4770      	bxne	lr
   81b36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   81b3a:	d104      	bne.n	81b46 <__addsf3+0x126>
   81b3c:	0040      	lsls	r0, r0, #1
   81b3e:	bf28      	it	cs
   81b40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   81b44:	4770      	bx	lr
   81b46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   81b4a:	bf3c      	itt	cc
   81b4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81b50:	4770      	bxcc	lr
   81b52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81b56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   81b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81b5e:	4770      	bx	lr
   81b60:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81b64:	bf16      	itet	ne
   81b66:	4608      	movne	r0, r1
   81b68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81b6c:	4601      	movne	r1, r0
   81b6e:	0242      	lsls	r2, r0, #9
   81b70:	bf06      	itte	eq
   81b72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   81b76:	ea90 0f01 	teqeq	r0, r1
   81b7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81b7e:	4770      	bx	lr

00081b80 <__aeabi_ui2f>:
   81b80:	f04f 0300 	mov.w	r3, #0
   81b84:	e004      	b.n	81b90 <__aeabi_i2f+0x8>
   81b86:	bf00      	nop

00081b88 <__aeabi_i2f>:
   81b88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81b8c:	bf48      	it	mi
   81b8e:	4240      	negmi	r0, r0
   81b90:	ea5f 0c00 	movs.w	ip, r0
   81b94:	bf08      	it	eq
   81b96:	4770      	bxeq	lr
   81b98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81b9c:	4601      	mov	r1, r0
   81b9e:	f04f 0000 	mov.w	r0, #0
   81ba2:	e01c      	b.n	81bde <__aeabi_l2f+0x2a>

00081ba4 <__aeabi_ul2f>:
   81ba4:	ea50 0201 	orrs.w	r2, r0, r1
   81ba8:	bf08      	it	eq
   81baa:	4770      	bxeq	lr
   81bac:	f04f 0300 	mov.w	r3, #0
   81bb0:	e00a      	b.n	81bc8 <__aeabi_l2f+0x14>
   81bb2:	bf00      	nop

00081bb4 <__aeabi_l2f>:
   81bb4:	ea50 0201 	orrs.w	r2, r0, r1
   81bb8:	bf08      	it	eq
   81bba:	4770      	bxeq	lr
   81bbc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81bc0:	d502      	bpl.n	81bc8 <__aeabi_l2f+0x14>
   81bc2:	4240      	negs	r0, r0
   81bc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81bc8:	ea5f 0c01 	movs.w	ip, r1
   81bcc:	bf02      	ittt	eq
   81bce:	4684      	moveq	ip, r0
   81bd0:	4601      	moveq	r1, r0
   81bd2:	2000      	moveq	r0, #0
   81bd4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81bd8:	bf08      	it	eq
   81bda:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81bde:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   81be2:	fabc f28c 	clz	r2, ip
   81be6:	3a08      	subs	r2, #8
   81be8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81bec:	db10      	blt.n	81c10 <__aeabi_l2f+0x5c>
   81bee:	fa01 fc02 	lsl.w	ip, r1, r2
   81bf2:	4463      	add	r3, ip
   81bf4:	fa00 fc02 	lsl.w	ip, r0, r2
   81bf8:	f1c2 0220 	rsb	r2, r2, #32
   81bfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81c00:	fa20 f202 	lsr.w	r2, r0, r2
   81c04:	eb43 0002 	adc.w	r0, r3, r2
   81c08:	bf08      	it	eq
   81c0a:	f020 0001 	biceq.w	r0, r0, #1
   81c0e:	4770      	bx	lr
   81c10:	f102 0220 	add.w	r2, r2, #32
   81c14:	fa01 fc02 	lsl.w	ip, r1, r2
   81c18:	f1c2 0220 	rsb	r2, r2, #32
   81c1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   81c20:	fa21 f202 	lsr.w	r2, r1, r2
   81c24:	eb43 0002 	adc.w	r0, r3, r2
   81c28:	bf08      	it	eq
   81c2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81c2e:	4770      	bx	lr

00081c30 <__aeabi_f2iz>:
   81c30:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81c34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81c38:	d30f      	bcc.n	81c5a <__aeabi_f2iz+0x2a>
   81c3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81c3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81c42:	d90d      	bls.n	81c60 <__aeabi_f2iz+0x30>
   81c44:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81c48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81c4c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81c50:	fa23 f002 	lsr.w	r0, r3, r2
   81c54:	bf18      	it	ne
   81c56:	4240      	negne	r0, r0
   81c58:	4770      	bx	lr
   81c5a:	f04f 0000 	mov.w	r0, #0
   81c5e:	4770      	bx	lr
   81c60:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81c64:	d101      	bne.n	81c6a <__aeabi_f2iz+0x3a>
   81c66:	0242      	lsls	r2, r0, #9
   81c68:	d105      	bne.n	81c76 <__aeabi_f2iz+0x46>
   81c6a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81c6e:	bf08      	it	eq
   81c70:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81c74:	4770      	bx	lr
   81c76:	f04f 0000 	mov.w	r0, #0
   81c7a:	4770      	bx	lr

00081c7c <__libc_init_array>:
   81c7c:	b570      	push	{r4, r5, r6, lr}
   81c7e:	4e0f      	ldr	r6, [pc, #60]	; (81cbc <__libc_init_array+0x40>)
   81c80:	4d0f      	ldr	r5, [pc, #60]	; (81cc0 <__libc_init_array+0x44>)
   81c82:	1b76      	subs	r6, r6, r5
   81c84:	10b6      	asrs	r6, r6, #2
   81c86:	bf18      	it	ne
   81c88:	2400      	movne	r4, #0
   81c8a:	d005      	beq.n	81c98 <__libc_init_array+0x1c>
   81c8c:	3401      	adds	r4, #1
   81c8e:	f855 3b04 	ldr.w	r3, [r5], #4
   81c92:	4798      	blx	r3
   81c94:	42a6      	cmp	r6, r4
   81c96:	d1f9      	bne.n	81c8c <__libc_init_array+0x10>
   81c98:	4e0a      	ldr	r6, [pc, #40]	; (81cc4 <__libc_init_array+0x48>)
   81c9a:	4d0b      	ldr	r5, [pc, #44]	; (81cc8 <__libc_init_array+0x4c>)
   81c9c:	f000 f890 	bl	81dc0 <_init>
   81ca0:	1b76      	subs	r6, r6, r5
   81ca2:	10b6      	asrs	r6, r6, #2
   81ca4:	bf18      	it	ne
   81ca6:	2400      	movne	r4, #0
   81ca8:	d006      	beq.n	81cb8 <__libc_init_array+0x3c>
   81caa:	3401      	adds	r4, #1
   81cac:	f855 3b04 	ldr.w	r3, [r5], #4
   81cb0:	4798      	blx	r3
   81cb2:	42a6      	cmp	r6, r4
   81cb4:	d1f9      	bne.n	81caa <__libc_init_array+0x2e>
   81cb6:	bd70      	pop	{r4, r5, r6, pc}
   81cb8:	bd70      	pop	{r4, r5, r6, pc}
   81cba:	bf00      	nop
   81cbc:	00081dcc 	.word	0x00081dcc
   81cc0:	00081dcc 	.word	0x00081dcc
   81cc4:	00081dd4 	.word	0x00081dd4
   81cc8:	00081dcc 	.word	0x00081dcc

00081ccc <register_fini>:
   81ccc:	4b02      	ldr	r3, [pc, #8]	; (81cd8 <register_fini+0xc>)
   81cce:	b113      	cbz	r3, 81cd6 <register_fini+0xa>
   81cd0:	4802      	ldr	r0, [pc, #8]	; (81cdc <register_fini+0x10>)
   81cd2:	f000 b805 	b.w	81ce0 <atexit>
   81cd6:	4770      	bx	lr
   81cd8:	00000000 	.word	0x00000000
   81cdc:	00081ced 	.word	0x00081ced

00081ce0 <atexit>:
   81ce0:	2300      	movs	r3, #0
   81ce2:	4601      	mov	r1, r0
   81ce4:	461a      	mov	r2, r3
   81ce6:	4618      	mov	r0, r3
   81ce8:	f000 b814 	b.w	81d14 <__register_exitproc>

00081cec <__libc_fini_array>:
   81cec:	b538      	push	{r3, r4, r5, lr}
   81cee:	4d07      	ldr	r5, [pc, #28]	; (81d0c <__libc_fini_array+0x20>)
   81cf0:	4c07      	ldr	r4, [pc, #28]	; (81d10 <__libc_fini_array+0x24>)
   81cf2:	1b2c      	subs	r4, r5, r4
   81cf4:	10a4      	asrs	r4, r4, #2
   81cf6:	d005      	beq.n	81d04 <__libc_fini_array+0x18>
   81cf8:	3c01      	subs	r4, #1
   81cfa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   81cfe:	4798      	blx	r3
   81d00:	2c00      	cmp	r4, #0
   81d02:	d1f9      	bne.n	81cf8 <__libc_fini_array+0xc>
   81d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81d08:	f000 b864 	b.w	81dd4 <_fini>
   81d0c:	00081de4 	.word	0x00081de4
   81d10:	00081de0 	.word	0x00081de0

00081d14 <__register_exitproc>:
   81d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81d18:	4c25      	ldr	r4, [pc, #148]	; (81db0 <__register_exitproc+0x9c>)
   81d1a:	4606      	mov	r6, r0
   81d1c:	6825      	ldr	r5, [r4, #0]
   81d1e:	4688      	mov	r8, r1
   81d20:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   81d24:	4692      	mov	sl, r2
   81d26:	4699      	mov	r9, r3
   81d28:	b3c4      	cbz	r4, 81d9c <__register_exitproc+0x88>
   81d2a:	6860      	ldr	r0, [r4, #4]
   81d2c:	281f      	cmp	r0, #31
   81d2e:	dc17      	bgt.n	81d60 <__register_exitproc+0x4c>
   81d30:	1c41      	adds	r1, r0, #1
   81d32:	b176      	cbz	r6, 81d52 <__register_exitproc+0x3e>
   81d34:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   81d38:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   81d3c:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   81d40:	2201      	movs	r2, #1
   81d42:	4082      	lsls	r2, r0
   81d44:	4315      	orrs	r5, r2
   81d46:	2e02      	cmp	r6, #2
   81d48:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   81d4c:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   81d50:	d01e      	beq.n	81d90 <__register_exitproc+0x7c>
   81d52:	1c83      	adds	r3, r0, #2
   81d54:	6061      	str	r1, [r4, #4]
   81d56:	2000      	movs	r0, #0
   81d58:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   81d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81d60:	4b14      	ldr	r3, [pc, #80]	; (81db4 <__register_exitproc+0xa0>)
   81d62:	b303      	cbz	r3, 81da6 <__register_exitproc+0x92>
   81d64:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81d68:	f3af 8000 	nop.w
   81d6c:	4604      	mov	r4, r0
   81d6e:	b1d0      	cbz	r0, 81da6 <__register_exitproc+0x92>
   81d70:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   81d74:	2700      	movs	r7, #0
   81d76:	e884 0088 	stmia.w	r4, {r3, r7}
   81d7a:	4638      	mov	r0, r7
   81d7c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   81d80:	2101      	movs	r1, #1
   81d82:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   81d86:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   81d8a:	2e00      	cmp	r6, #0
   81d8c:	d0e1      	beq.n	81d52 <__register_exitproc+0x3e>
   81d8e:	e7d1      	b.n	81d34 <__register_exitproc+0x20>
   81d90:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81d94:	431a      	orrs	r2, r3
   81d96:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   81d9a:	e7da      	b.n	81d52 <__register_exitproc+0x3e>
   81d9c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   81da0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   81da4:	e7c1      	b.n	81d2a <__register_exitproc+0x16>
   81da6:	f04f 30ff 	mov.w	r0, #4294967295
   81daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81dae:	bf00      	nop
   81db0:	00081dbc 	.word	0x00081dbc
   81db4:	00000000 	.word	0x00000000
   81db8:	00000043 	.word	0x00000043

00081dbc <_global_impure_ptr>:
   81dbc:	20070008                                ... 

00081dc0 <_init>:
   81dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81dc2:	bf00      	nop
   81dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81dc6:	bc08      	pop	{r3}
   81dc8:	469e      	mov	lr, r3
   81dca:	4770      	bx	lr

00081dcc <__init_array_start>:
   81dcc:	00081ccd 	.word	0x00081ccd

00081dd0 <__frame_dummy_init_array_entry>:
   81dd0:	00080119                                ....

00081dd4 <_fini>:
   81dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81dd6:	bf00      	nop
   81dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81dda:	bc08      	pop	{r3}
   81ddc:	469e      	mov	lr, r3
   81dde:	4770      	bx	lr

00081de0 <__fini_array_start>:
   81de0:	000800f5 	.word	0x000800f5
