# Wed Jun 23 22:06:37 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Programme\LiberoSoCv12.6\SynplifyPro
OS: Windows 6.2

Hostname: BND01

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"d:\hermess_spsoftware\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\hermess_spsoftware\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\hermess_spsoftware\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)

Encoding state machine MemorySyncState[0:5] (in view: work.MemorySynchronizer(arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   0100000 -> 100000
Encoding state machine APBState[0:2] (in view: work.MemorySynchronizer(arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\timestamp.vhd":46:8:46:9|Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] 
@N: MF179 :|Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch))
@N: MF179 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":396:28:396:60|Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))
Encoding state machine component_state[0:5] (in view: work.STAMP(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\stamp.vhd":201:8:201:9|Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] 
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\stamp.vhd":201:8:201:9|Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] 
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] 
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance count[31:0] 
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 178MB peak: 178MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 199MB peak: 199MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 190MB peak: 207MB)

@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[12] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[11] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[9] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[8] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing sequential instance MemorySynchronizer_0.SynchStatusReg[10] (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_0.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 191MB peak: 207MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 191MB peak: 207MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 207MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 192MB peak: 207MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 217MB peak: 217MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -4.98ns		1793 /       788
   2		0h:00m:10s		    -4.96ns		1770 /       788
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[2] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[3] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[4] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[5] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[6] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[7] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[8] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[9] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[10] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[11] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[12] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[13] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[14] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[15] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[16] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[17] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[18] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[19] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[20] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[21] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[22] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
Timing driven replication report
Added 23 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:13s		    -4.44ns		1779 /       811
   4		0h:00m:13s		    -3.87ns		1782 /       811
   5		0h:00m:13s		    -3.50ns		1784 /       811
   6		0h:00m:14s		    -3.50ns		1785 /       811
   7		0h:00m:15s		    -3.50ns		1785 /       811
   8		0h:00m:16s		    -3.50ns		1785 /       811
   9		0h:00m:17s		    -3.50ns		1785 /       811


  10		0h:00m:17s		    -3.49ns		1785 /       811
  11		0h:00m:18s		    -3.50ns		1785 /       811
  12		0h:00m:19s		    -3.50ns		1785 /       811
  13		0h:00m:19s		    -3.50ns		1785 /       811
  14		0h:00m:20s		    -3.50ns		1785 /       811
@N: FP130 |Promoting Net resetn_arst on CLKINT  I_518 
@N: FP130 |Promoting Net debug_led_net_0_arst on CLKINT  I_519 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 218MB peak: 218MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 218MB peak: 218MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
63 gated/generated clock tree(s) driving 936 clock pin(s) of sequential element(s)
0 instances converted, 936 sequential instances remain driven by gated/generated clocks

=============================================================================================== Gated/Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                               Drive Element Type     Fanout     Sample Instance                           Explanation                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       sb_sb_0.CCC_0.CCC_INST                                        CCC                    874        sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST        No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0002       MemorySynchronizer_0.un1_ResyncTimerValueReg_42_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_35_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       MemorySynchronizer_0.un1_ResyncTimerValueReg_38_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_51_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       MemorySynchronizer_0.un1_ResyncTimerValueReg_33_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_47_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       MemorySynchronizer_0.un1_ResyncTimerValueReg_61_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_24_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       MemorySynchronizer_0.un1_ResyncTimerValueReg_35_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_46_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       MemorySynchronizer_0.un1_ResyncTimerValueReg_31_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_40_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       MemorySynchronizer_0.un1_ResyncTimerValueReg_32_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_62_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       MemorySynchronizer_0.un1_ResyncTimerValueReg_39_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_43_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       MemorySynchronizer_0.un1_ResyncTimerValueReg_40_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_22_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       MemorySynchronizer_0.un1_ResyncTimerValueReg_37_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_25_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       MemorySynchronizer_0.un1_ResyncTimerValueReg_50_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_42_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       MemorySynchronizer_0.un1_ResyncTimerValueReg_51_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_26_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       MemorySynchronizer_0.un1_ResyncTimerValueReg_46_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_39_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       MemorySynchronizer_0.un1_ResyncTimerValueReg_45_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_38_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       MemorySynchronizer_0.un1_ResyncTimerValueReg_44_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_37_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0017       MemorySynchronizer_0.un1_ResyncTimerValueReg_43_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_36_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0018       MemorySynchronizer_0.un1_ResyncTimerValueReg_47_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_20_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0019       MemorySynchronizer_0.un1_ResyncTimerValueReg_49_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_1_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0020       MemorySynchronizer_0.un1_ResyncTimerValueReg_34_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_45_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0021       MemorySynchronizer_0.un1_ResyncTimerValueReg_48_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_2_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0022       MemorySynchronizer_0.un1_ResyncTimerValueReg_41_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_4_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0023       MemorySynchronizer_0.un1_ResyncTimerValueReg_36_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_5_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0024       MemorySynchronizer_0.un1_ResyncTimerValueReg_60_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_60_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0025       MemorySynchronizer_0.un1_ResyncTimerValueReg_59_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_59_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0026       MemorySynchronizer_0.un1_ResyncTimerValueReg_58_i_i_a2        CFG2                   1          MemorySynchronizer_0.un1_nreset_58_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0027       MemorySynchronizer_0.un1_ResyncTimerValueReg_57_i_i_a2        CFG2                   1          MemorySynchronizer_0.un1_nreset_57_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0028       MemorySynchronizer_0.un1_ResyncTimerValueReg_56_i_i_a2        CFG2                   1          MemorySynchronizer_0.un1_nreset_56_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0029       MemorySynchronizer_0.un1_ResyncTimerValueReg_55_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_55_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0030       MemorySynchronizer_0.un1_ResyncTimerValueReg_54_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_54_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0031       MemorySynchronizer_0.un1_ResyncTimerValueReg_53_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_53_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0032       MemorySynchronizer_0.un1_ResyncTimerValueReg_52_0_a2_0_a2     CFG2                   1          MemorySynchronizer_0.un1_nreset_52_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0033       MemorySynchronizer_0.ResetTimerValueReg_RNIK90D[21]           CFG2                   1          MemorySynchronizer_0.un1_nreset_12_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0034       MemorySynchronizer_0.un1_ResetTimerValueReg_38                CFG2                   1          MemorySynchronizer_0.un1_nreset_11_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0035       MemorySynchronizer_0.un1_ResetTimerValueReg_37                CFG2                   1          MemorySynchronizer_0.un1_nreset_10_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0036       MemorySynchronizer_0.un1_ResetTimerValueReg_49                CFG2                   1          MemorySynchronizer_0.un1_nreset_9_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0037       MemorySynchronizer_0.un1_ResetTimerValueReg_48                CFG2                   1          MemorySynchronizer_0.un1_nreset_29_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0038       MemorySynchronizer_0.un1_ResetTimerValueReg_47_i_i_a2         CFG2                   1          MemorySynchronizer_0.un1_nreset_28_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0039       MemorySynchronizer_0.un1_ResetTimerValueReg_55                CFG2                   1          MemorySynchronizer_0.un1_nreset_27_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0040       MemorySynchronizer_0.un1_ResetTimerValueReg_32_i_i_a2         CFG2                   1          MemorySynchronizer_0.un1_nreset_19_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0041       MemorySynchronizer_0.un1_ResetTimerValueReg_34                CFG2                   1          MemorySynchronizer_0.un1_nreset_8_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0042       MemorySynchronizer_0.un1_ResetTimerValueReg_36                CFG2                   1          MemorySynchronizer_0.un1_nreset_6_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0043       MemorySynchronizer_0.un1_ResetTimerValueReg_56                CFG2                   1          MemorySynchronizer_0.un1_nreset_49_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0044       MemorySynchronizer_0.un1_ResetTimerValueReg_46                CFG2                   1          MemorySynchronizer_0.un1_nreset_48_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0045       MemorySynchronizer_0.un1_ResetTimerValueReg_33                CFG2                   1          MemorySynchronizer_0.un1_nreset_61_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0046       MemorySynchronizer_0.un1_ResetTimerValueReg_54_i_i_a2         CFG2                   1          MemorySynchronizer_0.un1_nreset_44_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0047       MemorySynchronizer_0.un1_ResetTimerValueReg_60                CFG2                   1          MemorySynchronizer_0.un1_nreset_23_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0048       MemorySynchronizer_0.ResetTimerValueReg_RNIJ7VC[11]           CFG2                   1          MemorySynchronizer_0.un1_nreset_3_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0049       MemorySynchronizer_0.ResetTimerValueReg_RNIK8VC[12]           CFG2                   1          MemorySynchronizer_0.un1_nreset_41_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0050       MemorySynchronizer_0.un1_ResetTimerValueReg_59                CFG2                   1          MemorySynchronizer_0.un1_nreset_21_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0051       MemorySynchronizer_0.un1_ResetTimerValueReg_35                CFG2                   1          MemorySynchronizer_0.un1_nreset_7_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0052       MemorySynchronizer_0.ResetTimerValueReg_RNINBVC[15]           CFG2                   1          MemorySynchronizer_0.un1_nreset_18_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0053       MemorySynchronizer_0.un1_ResetTimerValueReg_44                CFG2                   1          MemorySynchronizer_0.un1_nreset_17_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0054       MemorySynchronizer_0.un1_ResetTimerValueReg_43                CFG2                   1          MemorySynchronizer_0.un1_nreset_16_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0055       MemorySynchronizer_0.un1_ResetTimerValueReg_42                CFG2                   1          MemorySynchronizer_0.un1_nreset_15_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0056       MemorySynchronizer_0.un1_ResetTimerValueReg_41                CFG2                   1          MemorySynchronizer_0.un1_nreset_14_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0057       MemorySynchronizer_0.un1_ResetTimerValueReg_40                CFG2                   1          MemorySynchronizer_0.un1_nreset_13_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0058       MemorySynchronizer_0.un1_ResetTimerValueReg_53_i_i_a2         CFG2                   1          MemorySynchronizer_0.un1_nreset_34_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0059       MemorySynchronizer_0.un1_ResetTimerValueReg_52_i_i_a2         CFG2                   1          MemorySynchronizer_0.un1_nreset_33_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0060       MemorySynchronizer_0.un1_ResetTimerValueReg_51                CFG2                   1          MemorySynchronizer_0.un1_nreset_32_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0061       MemorySynchronizer_0.ResetTimerValueReg_RNI48CK[3]            CFG2                   1          MemorySynchronizer_0.un1_nreset_31_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0062       MemorySynchronizer_0.un1_ResetTimerValueReg_58                CFG2                   1          MemorySynchronizer_0.un1_nreset_30_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0063       MemorySynchronizer_0.un1_ResetTimerValueReg_57                CFG2                   1          MemorySynchronizer_0.un1_nreset_50_rs     No gated clock conversion method for cell cell:ACG4.SLE    
=======================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 183MB peak: 219MB)

Writing Analyst data base D:\HERMESS_SPSoftware\Microcontroller\synthesis\synwork\sb_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 215MB peak: 219MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 216MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 213MB peak: 219MB)

@W: MT246 :"d:\hermess_spsoftware\microcontroller\component\work\sb_sb\ccc_0\sb_sb_ccc_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun 23 22:07:02 2021
#


Top view:               sb
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\HERMESS_SPSoftware\Microcontroller\designer\sb\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.692

                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     85.5 MHz      10.000        11.692        -1.692     inferred     Inferred_clkgroup_0
System                                      100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   System                                   |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
System                                   sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.980  |  No paths    -      |  No paths    -      |  No paths    -    
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -1.692  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sb_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                                      Arrival           
Instance                                                Reference                                   Type        Pin                Net                                Time        Slack 
                                                        Clock                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[8]      sb_sb_0_STAMP_PADDR[8]             3.945       -1.692
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[9]      sb_sb_0_STAMP_PADDR[9]             3.735       -1.141
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[10]     sb_sb_0_STAMP_PADDR[10]            3.949       -1.123
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[0]      sb_sb_0_STAMP_PADDR[0]             3.660       -0.934
MemorySynchronizer_0.waitingtimercounter[16]            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  waitingtimercounterrs[16]          0.108       -0.934
MemorySynchronizer_0.waitingtimercounter[22]            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  waitingtimercounterrs[22]          0.108       -0.866
MemorySynchronizer_0.un1_ResyncTimerValueReg_33_set     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  un1_ResyncTimerValueReg_33_set     0.108       -0.857
MemorySynchronizer_0.waitingtimercounter[18]            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  waitingtimercounterrs[18]          0.108       -0.840
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      sb_sb_0_STAMP_PADDR[7]             3.593       -0.836
MemorySynchronizer_0.waitingtimercounter[13]            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  waitingtimercounterrs[13]          0.108       -0.827
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                        Required           
Instance                                     Reference                                   Type     Pin     Net                                Time         Slack 
                                             Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.SynchStatusReg2[6]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[7]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[8]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[9]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[10]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[11]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[12]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[13]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[14]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
MemorySynchronizer_0.SynchStatusReg2[15]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      SynchStatusReg2_0_sqmuxa_5_i_0     9.662        -1.692
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.355
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.692

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.SynchStatusReg2[6] / EN
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                        Pin               Pin               Arrival      No. of    
Name                                                      Type        Name              Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                        MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                    Net         -                 -       1.689     -            68        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        B                 In      -         5.634 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        Y                 Out     0.143     5.777 f      -         
N_271                                                     Net         -                 -       1.215     -            24        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        B                 In      -         6.992 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        Y                 Out     0.164     7.156 f      -         
N_2561                                                    Net         -                 -       1.179     -            20        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        C                 In      -         8.335 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        Y                 Out     0.210     8.544 f      -         
N_2594                                                    Net         -                 -       0.855     -            5         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        D                 In      -         9.399 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        Y                 Out     0.288     9.687 f      -         
SynchStatusReg2_0_sqmuxa_5_i_0_0                          Net         -                 -       0.248     -            1         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        B                 In      -         9.936 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        Y                 Out     0.164     10.100 f     -         
SynchStatusReg2_0_sqmuxa_5_i_0                            Net         -                 -       1.255     -            25        
MemorySynchronizer_0.SynchStatusReg2[6]                   SLE         EN                In      -         11.355 f     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 11.692 is 5.252(44.9%) logic and 6.441(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.355
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.692

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.SynchStatusReg2[7] / EN
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                        Pin               Pin               Arrival      No. of    
Name                                                      Type        Name              Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                        MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                    Net         -                 -       1.689     -            68        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        B                 In      -         5.634 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        Y                 Out     0.143     5.777 f      -         
N_271                                                     Net         -                 -       1.215     -            24        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        B                 In      -         6.992 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        Y                 Out     0.164     7.156 f      -         
N_2561                                                    Net         -                 -       1.179     -            20        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        C                 In      -         8.335 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        Y                 Out     0.210     8.544 f      -         
N_2594                                                    Net         -                 -       0.855     -            5         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        D                 In      -         9.399 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        Y                 Out     0.288     9.687 f      -         
SynchStatusReg2_0_sqmuxa_5_i_0_0                          Net         -                 -       0.248     -            1         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        B                 In      -         9.936 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        Y                 Out     0.164     10.100 f     -         
SynchStatusReg2_0_sqmuxa_5_i_0                            Net         -                 -       1.255     -            25        
MemorySynchronizer_0.SynchStatusReg2[7]                   SLE         EN                In      -         11.355 f     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 11.692 is 5.252(44.9%) logic and 6.441(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.355
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.692

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.SynchStatusReg2[22] / EN
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                        Pin               Pin               Arrival      No. of    
Name                                                      Type        Name              Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                        MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                    Net         -                 -       1.689     -            68        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        B                 In      -         5.634 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        Y                 Out     0.143     5.777 f      -         
N_271                                                     Net         -                 -       1.215     -            24        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        B                 In      -         6.992 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        Y                 Out     0.164     7.156 f      -         
N_2561                                                    Net         -                 -       1.179     -            20        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        C                 In      -         8.335 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        Y                 Out     0.210     8.544 f      -         
N_2594                                                    Net         -                 -       0.855     -            5         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        D                 In      -         9.399 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        Y                 Out     0.288     9.687 f      -         
SynchStatusReg2_0_sqmuxa_5_i_0_0                          Net         -                 -       0.248     -            1         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        B                 In      -         9.936 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        Y                 Out     0.164     10.100 f     -         
SynchStatusReg2_0_sqmuxa_5_i_0                            Net         -                 -       1.255     -            25        
MemorySynchronizer_0.SynchStatusReg2[22]                  SLE         EN                In      -         11.355 f     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 11.692 is 5.252(44.9%) logic and 6.441(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.355
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.692

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.SynchStatusReg2[21] / EN
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                        Pin               Pin               Arrival      No. of    
Name                                                      Type        Name              Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                        MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                    Net         -                 -       1.689     -            68        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        B                 In      -         5.634 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        Y                 Out     0.143     5.777 f      -         
N_271                                                     Net         -                 -       1.215     -            24        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        B                 In      -         6.992 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        Y                 Out     0.164     7.156 f      -         
N_2561                                                    Net         -                 -       1.179     -            20        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        C                 In      -         8.335 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        Y                 Out     0.210     8.544 f      -         
N_2594                                                    Net         -                 -       0.855     -            5         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        D                 In      -         9.399 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        Y                 Out     0.288     9.687 f      -         
SynchStatusReg2_0_sqmuxa_5_i_0_0                          Net         -                 -       0.248     -            1         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        B                 In      -         9.936 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        Y                 Out     0.164     10.100 f     -         
SynchStatusReg2_0_sqmuxa_5_i_0                            Net         -                 -       1.255     -            25        
MemorySynchronizer_0.SynchStatusReg2[21]                  SLE         EN                In      -         11.355 f     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 11.692 is 5.252(44.9%) logic and 6.441(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      11.355
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.692

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.SynchStatusReg2[20] / EN
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                        Pin               Pin               Arrival      No. of    
Name                                                      Type        Name              Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                        MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                    Net         -                 -       1.689     -            68        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        B                 In      -         5.634 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[10]           CFG4        Y                 Out     0.143     5.777 f      -         
N_271                                                     Net         -                 -       1.215     -            24        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        B                 In      -         6.992 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_10[31]           CFG3        Y                 Out     0.164     7.156 f      -         
N_2561                                                    Net         -                 -       1.179     -            20        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        C                 In      -         8.335 f      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_12[28]           CFG3        Y                 Out     0.210     8.544 f      -         
N_2594                                                    Net         -                 -       0.855     -            5         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        D                 In      -         9.399 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0_0     CFG4        Y                 Out     0.288     9.687 f      -         
SynchStatusReg2_0_sqmuxa_5_i_0_0                          Net         -                 -       0.248     -            1         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        B                 In      -         9.936 f      -         
MemorySynchronizer_0.SynchStatusReg2_0_sqmuxa_5_i_0       CFG4        Y                 Out     0.164     10.100 f     -         
SynchStatusReg2_0_sqmuxa_5_i_0                            Net         -                 -       1.255     -            25        
MemorySynchronizer_0.SynchStatusReg2[20]                  SLE         EN                In      -         11.355 f     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 11.692 is 5.252(44.9%) logic and 6.441(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                            Arrival           
Instance                                  Reference     Type     Pin     Net                  Time        Slack 
                                          Clock                                                                 
----------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_47_rs     System        SLE      Q       un1_nreset_47_rs     0.108       -0.980
MemorySynchronizer_0.un1_nreset_22_rs     System        SLE      Q       un1_nreset_22_rs     0.108       -0.911
MemorySynchronizer_0.un1_nreset_46_rs     System        SLE      Q       un1_nreset_46_rs     0.108       -0.885
MemorySynchronizer_0.un1_nreset_53_rs     System        SLE      Q       un1_nreset_53_rs     0.108       -0.873
MemorySynchronizer_0.un1_nreset_42_rs     System        SLE      Q       un1_nreset_42_rs     0.108       -0.817
MemorySynchronizer_0.un1_nreset_39_rs     System        SLE      Q       un1_nreset_39_rs     0.108       -0.811
MemorySynchronizer_0.un1_nreset_58_rs     System        SLE      Q       un1_nreset_58_rs     0.108       -0.785
MemorySynchronizer_0.un1_nreset_62_rs     System        SLE      Q       un1_nreset_62_rs     0.108       -0.778
MemorySynchronizer_0.un1_nreset_37_rs     System        SLE      Q       un1_nreset_37_rs     0.108       -0.762
MemorySynchronizer_0.un1_nreset_20_rs     System        SLE      Q       un1_nreset_20_rs     0.087       -0.751
================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                     Required           
Instance                                        Reference     Type     Pin     Net                           Time         Slack 
                                                Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.waitingtimercounter[0]     System        SLE      D       waitingtimercounter_10[0]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[1]     System        SLE      D       waitingtimercounter_10[1]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[2]     System        SLE      D       waitingtimercounter_10[2]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[3]     System        SLE      D       waitingtimercounter_10[3]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[4]     System        SLE      D       waitingtimercounter_10[4]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[5]     System        SLE      D       waitingtimercounter_10[5]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[6]     System        SLE      D       waitingtimercounter_10[6]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[7]     System        SLE      D       waitingtimercounter_10[7]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[8]     System        SLE      D       waitingtimercounter_10[8]     9.745        -0.980
MemorySynchronizer_0.waitingtimercounter[9]     System        SLE      D       waitingtimercounter_10[9]     9.745        -0.980
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_47_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[17] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_47_rs                           SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_47_rs                                                Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[16]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                       Net      -        -       1.280     -            31        
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                  Net      -        -       1.421     -            45        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     D        In      -         7.289 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     Y        Out     0.271     7.560 r      -         
N_140_2                                                         Net      -        -       1.161     -            18        
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     C        In      -         8.721 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     Y        Out     0.203     8.924 r      -         
waitingtimercounter_3_sqmuxa                                    Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv[17]              CFG4     D        In      -         10.204 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv[17]              CFG4     Y        Out     0.271     10.476 r     -         
waitingtimercounter_10[17]                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[17]                    SLE      D        In      -         10.724 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.979 is 3.462(31.5%) logic and 7.517(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_47_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[10] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_47_rs                           SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_47_rs                                                Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[16]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                       Net      -        -       1.280     -            31        
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                  Net      -        -       1.421     -            45        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     D        In      -         7.289 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     Y        Out     0.271     7.560 r      -         
N_140_2                                                         Net      -        -       1.161     -            18        
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     C        In      -         8.721 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     Y        Out     0.203     8.924 r      -         
waitingtimercounter_3_sqmuxa                                    Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[10]          CFG4     D        In      -         10.204 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[10]          CFG4     Y        Out     0.271     10.476 r     -         
waitingtimercounter_10[10]                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[10]                    SLE      D        In      -         10.724 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.979 is 3.462(31.5%) logic and 7.517(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_47_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[7] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_47_rs                           SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_47_rs                                                Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[16]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                       Net      -        -       1.280     -            31        
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                  Net      -        -       1.421     -            45        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     D        In      -         7.289 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     Y        Out     0.271     7.560 r      -         
N_140_2                                                         Net      -        -       1.161     -            18        
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     C        In      -         8.721 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     Y        Out     0.203     8.924 r      -         
waitingtimercounter_3_sqmuxa                                    Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[7]           CFG4     D        In      -         10.204 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[7]           CFG4     Y        Out     0.271     10.476 r     -         
waitingtimercounter_10[7]                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[7]                     SLE      D        In      -         10.724 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.979 is 3.462(31.5%) logic and 7.517(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_47_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[3] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_47_rs                           SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_47_rs                                                Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[16]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                       Net      -        -       1.280     -            31        
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                  Net      -        -       1.421     -            45        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     D        In      -         7.289 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     Y        Out     0.271     7.560 r      -         
N_140_2                                                         Net      -        -       1.161     -            18        
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     C        In      -         8.721 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     Y        Out     0.203     8.924 r      -         
waitingtimercounter_3_sqmuxa                                    Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0_0[3]         CFG4     D        In      -         10.204 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0_0[3]         CFG4     Y        Out     0.271     10.476 r     -         
waitingtimercounter_10[3]                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[3]                     SLE      D        In      -         10.724 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.979 is 3.462(31.5%) logic and 7.517(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.724
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.979

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_47_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[15] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival      No. of    
Name                                                            Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_47_rs                           SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_47_rs                                                Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.waitingtimercounter_RNI4K901[16]           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[16]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                  CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                       Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                  CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                       Net      -        -       1.280     -            31        
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_0              ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_1              ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_2              ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_3              ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_4              ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_5              ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_6              ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_7              ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_8              ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_9              ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                   Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_10             ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_11             ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_12             ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_13             ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_14             ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_15             ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_16             ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_17             ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_18             ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_19             ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_20             ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_21             ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_22             ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_23             ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_24             ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_25             ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_26             ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_27             ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_28             ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_cry_29             ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                  Net      -        -       0.000     -            1         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un4_waitingtimercounter_s_30               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                         Net      -        -       0.815     -            4         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     D        In      -         5.362 r      -         
MemorySynchronizer_0.un112_in_enable_0_I_45                     ARI1     FCO      Out     0.505     5.867 r      -         
un112_in_enable_0_data_tmp[15]                                  Net      -        -       1.421     -            45        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     D        In      -         7.289 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_0_2     CFG4     Y        Out     0.271     7.560 r      -         
N_140_2                                                         Net      -        -       1.161     -            18        
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     C        In      -         8.721 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_0_a2_0_a2     CFG4     Y        Out     0.203     8.924 r      -         
waitingtimercounter_3_sqmuxa                                    Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0_0[15]        CFG4     D        In      -         10.204 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0_0[15]        CFG4     Y        Out     0.271     10.476 r     -         
waitingtimercounter_10[15]                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[15]                    SLE      D        In      -         10.724 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.979 is 3.462(31.5%) logic and 7.517(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 213MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 213MB peak: 219MB)

---------------------------------------
Resource Usage Report for sb 

Mapping to part: m2s010vf400std
Cell usage:
AND2            3 uses
CCC             1 use
CLKINT          4 uses
MSS_010         1 use
OR3             1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           69 uses
CFG2           250 uses
CFG3           416 uses
CFG4           697 uses

Carry cells:
ARI1            373 uses - used for arithmetic functions


Sequential Cells: 
SLE            935 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 27
I/O primitives: 26
INBUF          9 uses
OUTBUF         16 uses
TRIBUFF        1 use


Global Clock Buffers: 4

Total LUTs:    1805

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  935 + 0 + 0 + 0 = 935;
Total number of LUTs after P&R:  1805 + 0 + 0 + 0 = 1805;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 74MB peak: 219MB)

Process took 0h:00m:24s realtime, 0h:00m:24s cputime
# Wed Jun 23 22:07:02 2021

###########################################################]
