#--  Synopsys, Inc.
#--  Version L-2016.09M-2
#--  Project file C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\scratchproject.prs

#project files
add_file -include "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/support.v"
add_file -include "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_defines.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/User/GlueLogic/AXI_GLUE_LOGIC/1.0.7/vlog/AXI_glue_logic.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap_ahb_writer.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap_boot_reset.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap_cksum_ctrl.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap_spi_ctrl.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap_spi_reader.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap_spi_sel.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREBOOTSTRAP/2.0.100/rtl/vlog/core/corebootstrap.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/acmtable.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/debugblk.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/instructions.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/instructnvm_bb.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/iram512x9_rtl.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/instructram.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/ram128x8_rtl.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/ram256x16_rtl.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/ram256x8_rtl.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/ramblocks.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/COREABC_0/rtl/vlog/core/coreabc.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/FDDRC_0/DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/FDDRC_0/DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/DDR_MEMORY_CTRL/DDR_MEMORY_CTRL.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CoreUARTapb_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CoreUARTapb_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CoreUARTapb_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CoreUARTapb_0/rtl/vlog/core/fifo_256x8_rtg4.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CoreUARTapb_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CoreUARTapb_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/SgCore/RTG4FCCC/1.1.217/ccc_comps.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4FCCC_0/RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/hdl/reset_synchronizer.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v"
add_file -verilog -lib COREAXITOAHBL "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREJTAGDEBUG/2.0.100/rtl/vlog/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/COREJTAGDEBUG/2.0.100/rtl/vlog/core/corejtagdebug.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_async_fifo.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_debug_transport_module_jtag.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_io_arbiter.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_arbiter.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_arbiter_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_arbiter_2.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_d_cache_data_array_rtg4.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_finish_queue.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_metadata_array.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tlb.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_d_cache.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_flow_through_serializer.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_i_cache.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_frontend.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_hella_cache_arbiter.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_alu.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_breakpoint_unit.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_csr_file.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_mul_div.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_rocket.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_rocket_tile.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_debug_module.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_level_gateway.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_id_mapper.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_arbiter_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_reorder_queue_3.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_nasti_io_tile_link_io_converter_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_tile_link_enqueuer.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_5.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_reorder_queue.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_tile_link_io_unwrapper.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_manager_to_client_stateless_bridge.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_mmio_tile_link_manager.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_arbiter.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_reorder_queue_2.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_nasti_io_tile_link_io_converter.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_basic_bus.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_basic_bus_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_2.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_basic_bus_2.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_3.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_basic_bus_3.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_4.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_basic_bus_4.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_tile_link_network_port.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_finish_queue_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_finish_unit.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_network_port.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_manager_tile_link_network_port.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_manager_tile_link_network_port_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_2.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_3.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tile_link_enqueuer.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tile_link_enqueuer_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tile_link_enqueuer_2.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_ported_tile_link_crossbar.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_10.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_12.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_13.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_14.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_8.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_queue_9.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_io_arbiter_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tile_link_memory_interconnect.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_outer_memory_system.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_plic.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_prci.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_rom_slave.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_6.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_io_router.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_io_crossbar.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_locking_rr_arbiter_7.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_io_router_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_client_uncached_tile_link_io_crossbar_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tile_link_recursive_interconnect_1.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_tile_link_recursive_interconnect.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_uncore.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4_top.v"
add_file -verilog -lib CORERISCV_AXI4_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/CORERISCV_AXI4_0/rtl/vlog/core/coreriscv_axi4.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/corespi.v"
add_file -verilog -lib CORETIMER_LIB "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v"
add_file -verilog "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/component/work/RTG4_CoreRISCV_AXI4_BaseDesign/RTG4_CoreRISCV_AXI4_BaseDesign.v"
add_file -fpga_constraint "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/designer/RTG4_CoreRISCV_AXI4_BaseDesign/synthesis.fdc"



#implementation: "synthesis"
impl -add C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology RTG4
set_option -part RT4G150
set_option -package CG1657
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "RTG4_CoreRISCV_AXI4_BaseDesign"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/cyril.jean/Documents/GitHub/Cyril-Jean/RTG4-Development-Kit/Libero/RTG4_CoreRISCV_AXI4_BaseDesign/synthesis/RTG4_CoreRISCV_AXI4_BaseDesign.edn"
impl -active "synthesis"
