*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../trace-gen/pr-twitter-1.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3661551 heartbeat IPC: 2.73108 cumulative IPC: 2.73108 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7324154 heartbeat IPC: 2.7303 cumulative IPC: 2.73069 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10980366 heartbeat IPC: 2.73507 cumulative IPC: 2.73215 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14725829 heartbeat IPC: 2.6699 cumulative IPC: 2.71632 (Simulation time: 0 hr 2 min 22 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 14725829 (Simulation time: 0 hr 2 min 22 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 242577263 heartbeat IPC: 0.0438882 cumulative IPC: 0.0438882 (Simulation time: 0 hr 13 min 50 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 480013118 heartbeat IPC: 0.0421166 cumulative IPC: 0.0429842 (Simulation time: 0 hr 25 min 50 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 737946786 heartbeat IPC: 0.0387697 cumulative IPC: 0.0414811 (Simulation time: 0 hr 38 min 46 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 1011317041 heartbeat IPC: 0.0365804 cumulative IPC: 0.0401368 (Simulation time: 0 hr 52 min 30 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 1262250511 heartbeat IPC: 0.0398512 cumulative IPC: 0.0400794 (Simulation time: 1 hr 5 min 1 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 1516161031 heartbeat IPC: 0.0393839 cumulative IPC: 0.0399618 (Simulation time: 1 hr 17 min 46 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 1793657485 heartbeat IPC: 0.0360365 cumulative IPC: 0.0393495 (Simulation time: 1 hr 31 min 41 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 2057537806 heartbeat IPC: 0.037896 cumulative IPC: 0.0391617 (Simulation time: 1 hr 44 min 52 sec) 


Heartbeat CPU 0 instructions: 130000000 cycles: 2333620675 heartbeat IPC: 0.036221 cumulative IPC: 0.0388116 (Simulation time: 1 hr 58 min 40 sec) 
Heartbeat CPU 0 instructions: 140000004 cycles: 2627052326 heartbeat IPC: 0.0340795 cumulative IPC: 0.0382801 (Simulation time: 2 hr 13 min 13 sec) 
Finished CPU 0 instructions: 100000001 cycles: 2612326497 cumulative IPC: 0.0382801 (Simulation time: 2 hr 13 min 13 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0382801 instructions: 100000001 cycles: 2612326497
cpu0_DTLB TOTAL     ACCESS:   36765517  HIT:   21589860  MISS:   15175657
cpu0_DTLB LOAD      ACCESS:   35694310  HIT:   20581753  MISS:   15112557
cpu0_DTLB RFO       ACCESS:    1071207  HIT:    1008107  MISS:      63100
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.941 cycles
cpu0_DTLB MSHR FULL EVENTS: 1139 MSHR MERGE EVENTS: 77575
cpu0_ITLB TOTAL     ACCESS:    3926518  HIT:    3926518  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3926518  HIT:    3926518  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   15175657  HIT:    3002724  MISS:   12172933
cpu0_STLB LOAD      ACCESS:   15112557  HIT:    2940224  MISS:   12172333
cpu0_STLB RFO       ACCESS:      63100  HIT:      62500  MISS:        600
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.40114 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   46343641  HIT:   29993946  MISS:   16349695
cpu0_L1D LOAD      ACCESS:   33026161  HIT:   16782686  MISS:   16243475
cpu0_L1D RFO       ACCESS:    1147456  HIT:    1110176  MISS:      37280
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   12170024  HIT:   12101084  MISS:      68940
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 156.991 cycles
cpu0_L1D MSHR FULL EVENTS: 2510 MSHR MERGE EVENTS: 1658646
cpu0_L2C TOTAL     ACCESS:   16429202  HIT:    2610306  MISS:   13818896
cpu0_L2C LOAD      ACCESS:   16243475  HIT:    2437977  MISS:   13805498
cpu0_L2C RFO       ACCESS:      37280  HIT:      27427  MISS:       9853
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      79507  HIT:      79507  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      68940  HIT:      65395  MISS:       3545
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 173.727 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   27637806  HIT:     705846  MISS:   13113051
LLC LOAD      ACCESS:   13805499  HIT:     697746  MISS:   13107753
LLC RFO       ACCESS:       9853  HIT:       4781  MISS:       5072
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:   13818909  HIT:          0  MISS:   13818909
LLC TRANSLATION ACCESS:       3545  HIT:       3319  MISS:        226
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 161.948 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     341416  ROW_BUFFER_MISS:   12771633
 DBUS AVG_CONGESTED_CYCLE:    3.37384
 WQ ROW_BUFFER_HIT:      56971  ROW_BUFFER_MISS:       1703  FULL:          0

Summary: DRAM events
Added_to_RQ : 13113049
Added_to_WQ : 58674
Merged_WQ_READ : 1
 DBUS congested total cycle: 3053878
 DBUS delay total cycle: 2135168447

CPU 0 Branch Prediction Accuracy: 94.9146% MPKI: 9.31527 Average ROB Occupancy at Mispredict: 339.751
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.31527
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
