// Seed: 3945099674
module module_0 (
    input wor id_0
    , id_36,
    input uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    input wand id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    output wand id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    input wor id_17,
    input wand id_18,
    input wor id_19,
    input supply0 id_20,
    input wor id_21,
    output uwire id_22,
    input wand id_23,
    output tri id_24,
    output wand id_25,
    output tri1 id_26,
    output tri1 id_27,
    output tri id_28,
    input wire id_29,
    output wor id_30,
    output tri id_31,
    output supply0 id_32,
    input tri id_33,
    input tri1 id_34
);
  wire id_37;
  if (1) begin
    assign id_8 = 1 - !id_9;
  end
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4
);
  module_0(
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_4,
      id_2,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_4,
      id_2,
      id_0
  );
endmodule
