; The format of the input file:
; each device definition begins with a line like this:
;
;       .devicename
;
;  after it go the port definitions in this format:
;
;       portname        address
;
;  the bit definitions (optional) are represented like this:
;
;       portname.bitname  bitnumber
;
; lines beginning with a space are ignored.
; comment lines should be started with ';' character.
;
; the default device is specified at the start of the file
;
;       .default device_name
;
; all lines non conforming to the format are passed to the callback function
;
; Toshiba TLCS900 SPECIFIC LINES
;------------------------
;
; the processor definition may include the memory configuration.
; the line format is:

;       area CLASS AREA-NAME START:END
;
; where CLASS is anything, but please use one of CODE, DATA, BSS
;       START and END are addresses, the end address is not included

; Interrupt vectors are declared in the following way:

; entry NAME ADDRESS COMMENT

.default TMP86FS49BFG


.TMP86FS49BFG

; MEMORY MAP
area DATA FSR   0x0000:0x0040   Special Function Registers
area DATA RAM  0x0040:0x0840   Internal High-Speed RAM
area DATA DBR   0x0F80:0X1000   Data Buffer Registers
area CODE ROM  0x1000:0xFFB0   Internal ROM
area DATA VEC2 0xFFB0:0xFFC0   Interrupt vector2 table
area DATA VCAL 0xFFC0:0xFFE0   Vector call table
area DATA VEC1 0xFFE0:0x10000   Interrupt vector table

; Interrupt and reset vector assignments
interrupt RESET_        0xFFFE   RESET
interrupt SWI_          0xFFFC   SWI
interrupt INTATRAP_     0xFFFA   INTATRAP
interrupt INTWDT_       0xFFF8   INTWDT
interrupt INT0_         0xFFF6   INT0
interrupt INTTC1_       0xFFF4   INTTC1
interrupt INT1_         0xFFF2   INT1
interrupt INTTBT_       0xFFF0   INTTBT
interrupt INT2_         0xFFEE   INT2
interrupt INTTC4_       0xFFEC   INTTC4
interrupt INTTC3_       0xFFEA   INTTC3
interrupt INTSBI_       0xFFE8   INTSBI
interrupt INT3_         0xFFE6   INT3
interrupt INTSIO1_      0xFFE4   INTSIO1
interrupt INTSIO2_      0xFFE2   INTSIO2
interrupt INTADC_       0xFFE0   INTADC
interrupt INTRXD1_      0xFFBE   INTRXD1
interrupt INTTXD1_      0xFFBC   INTTXD1
interrupt INTTC6_       0xFFBA   INTTC6
interrupt INTTC5_       0xFFB8   INTTC5
interrupt INTRXD2_      0xFFB6   INTRXD2
interrupt INTTXD2_      0xFFB4   INTTXD2
interrupt INTTC2_       0xFFB2   INTTC2
interrupt INT5_         0xFFB0   INT5


; INPUT/OUTPUT
;SFR
P0DR            0x00    Port 0
P1DR            0x01    Port 1
P2DR            0x02    Port 2
P3DR            0x03    Port 3
P4DR            0x04    Port 4
P5DR            0x05    Port 5
P6DR            0x06    Port 6
P7DR            0x07    Port 7
P0OUTCR         0x08    Port 0 Out Control
P1CR            0x09    Port 1 Control
P4OUTCR         0x0A    Port 4 Out Control 
P0PRD           0x0B    Port 0 Read
P2PRD           0x0C    Port 2 Read
P3PRD           0x0D    Port 3 Read
P4PRD           0x0E    Port 4 Read
P5PRD           0x0F    Port 5 Read
TC1DRAL         0x10    Timer 1 A Low
TC1DRAH         0x11    Timer 1 A High
TC1DRBL         0x12    Timer 1 B Low
TC1DRBH         0x13    Timer 1 B High
TTREG3          0x14    Timer 3
TTREG4          0x15    Timer 4
TTREG5          0x16    Timer 5
TTREG6          0x17    Timer 6
PWREG3          0x18    Timer 3 PWM
PWREG4          0x19    Timer 4 PWM
PWREG5          0x1A    Timer 5 PWM
PWREG6          0x1B    Timer 6 PWM
ADCCR1          0x1C    ADC 1 Control
ADCCR2          0x1D    ADC 2 Control
ADCDR3          0x1E    ADC 1 Data
ADCDR1          0x1F    ADC 2 Data
SIO1CR          0x20    SIO 1 Control
SIO1SR          0x21    SIO 1 Status
SIO1xDB         0x22    SIO 1 Transmit/Receive Data Buffer
TC2CR           0x23    Timer 2 Control
TC2DRL          0x24    Timer 2 Low
TC2DRH          0x25    Timer 2 High
TC1CR           0x26    Timer 1 Control
TC3CR           0x27    Timer 3 Control
TC4CR           0x28    Timer 4 Control
TC5CR           0x29    Timer 5 Control
TC6CR           0x2A    Timer 6 Control
SIO2xDB         0x2B    SIO 2 Transmit/Receive Data Buffer
EIRE            0x2C    Interrupt Enable Ext
ILE             0x2E    Interrupt Latch Ext
SIO2CR          0x31    SIO 2 Control
SIO2SR          0x32    SIO 2 Status
WDTCR1          0x34    Watchdog Timer Control 1
WDTCR2          0x35    Watchdog Timer Control 2
TBTCR           0x36    Time Base Timer Control
EINTCR          0x37    External Interrupt Control
SYSCR1          0x38    System Control 1
SYSCR2          0x39    System Control 2
EIRL            0x3A    Interrupt Enable Low
EIRH            0x3B    Interrupt Enable High
ILL             0x3C    Interrupt Latch Low
ILH             0x3D    Interrupt Latch High
PSW             0x3F    Program Status Word
;DBR
SBICRA          0x0F90    Serial Bus Interface Control/Status A
SBIDBR          0x0F91    Serial Bus Interface Data Buffer
I2CAR           0x0F92    I2C Bus Address
SBICRB          0x0F93    Serial Bus Interface Control/Status A
UART1xRx        0x0F95    UART 1 Control 1/Staus
UART1CR2        0x0F96    UART 1 Control 2
xD1BUF          0x0F97    UART 1 Transmit/Receive Data Buffer
UART2xRx        0x0F98    UART 2 Control 1/Staus
UART2CR2        0x0F99    UART 2 Control 2
xD2BUF          0x0F9A    UART 2 Transmit/Receive Data Buffer
P6CR1           0x0F9B    Port 6 Control 1
P6CR2           0x0F9C    Port 6 Control 2
P7CR1           0x0F9D    Port 7 Control 1
P7CR2           0x0F9E    Port 7 Control 2
STOPCR          0x0F9F    Key-On Wakeup Control
FLSCR           0x0FFF    Flash Memory Control
