/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/Control_SysTMR.v                                                              *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:29                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: Control_Sys.v                                                                          *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-29 13:49:21                                                *
 *           File Size         : 1045                                                               *
 *           MD5 hash          : 5b2af5bc5170aefa3f5f013db1afd7ab                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module Control_SysTMR(
  output [5:0] FtrimA ,
  output [5:0] FtrimB ,
  output [5:0] FtrimC ,
  output  readyA ,
  output  readyB ,
  output  readyC ,
  input  CLKA ,
  input  CLKB ,
  input  CLKC ,
  input [3:0] E1A ,
  input [3:0] E1B ,
  input [3:0] E1C ,
  input [7:0] KdA ,
  input [7:0] KdB ,
  input [7:0] KdC ,
  input [7:0] KiA ,
  input [7:0] KiB ,
  input [7:0] KiC ,
  input [7:0] KpA ,
  input [7:0] KpB ,
  input [7:0] KpC ,
  input  Prescale_EnA ,
  input  Prescale_EnB ,
  input  Prescale_EnC ,
  input  PufferA ,
  input  PufferB ,
  input  PufferC ,
  input  ResetA ,
  input  ResetB ,
  input  ResetC ,
  input  RxA ,
  input  RxB ,
  input  RxC ,
  input  activeA ,
  input  activeB ,
  input  activeC 
);
wire [7:0] EkA;
wire [7:0] EkB;
wire [7:0] EkC;
wire [2:0] ctrlA;
wire [2:0] ctrlB;
wire [2:0] ctrlC;
wire [3:0] Counter_CA;
wire [3:0] Counter_CB;
wire [3:0] Counter_CC;
wire EnableA;
wire EnableB;
wire EnableC;

PID_ReglerTMR pid_regler0 (
    .FTRIMA(FtrimA[5:0] ),
    .FTRIMB(FtrimB[5:0] ),
    .FTRIMC(FtrimC[5:0] ),
    .CLKA(CLKA),
    .CLKB(CLKB),
    .CLKC(CLKC),
    .EkA(EkA[7:0] ),
    .EkB(EkB[7:0] ),
    .EkC(EkC[7:0] ),
    .EnableA(EnableA),
    .EnableB(EnableB),
    .EnableC(EnableC),
    .KdA(KdA[7:0] ),
    .KdB(KdB[7:0] ),
    .KdC(KdC[7:0] ),
    .KiA(KiA[7:0] ),
    .KiB(KiB[7:0] ),
    .KiC(KiC[7:0] ),
    .KpA(KpA[7:0] ),
    .KpB(KpB[7:0] ),
    .KpC(KpC[7:0] ),
    .ResetA(ResetA),
    .ResetB(ResetB),
    .ResetC(ResetC),
    .ctrlA(ctrlA[2:0] ),
    .ctrlB(ctrlB[2:0] ),
    .ctrlC(ctrlC[2:0] )
    );

CLK_CounterTMR clk_counter0 (
    .pufferA(PufferA),
    .pufferB(PufferB),
    .pufferC(PufferC),
    .Counter_CA(Counter_CA),
    .Counter_CB(Counter_CB),
    .Counter_CC(Counter_CC),
    .Prescale_EnA(Prescale_EnA),
    .Prescale_EnB(Prescale_EnB),
    .Prescale_EnC(Prescale_EnC),
    .clkA(CLKA),
    .clkB(CLKB),
    .clkC(CLKC),
    .resetA(ResetA),
    .resetB(ResetB),
    .resetC(ResetC),
    .rxA(RxA),
    .rxB(RxB),
    .rxC(RxC)
    );

Control_FSMTMR control_fsm0 (
    .EnableA(EnableA),
    .EnableB(EnableB),
    .EnableC(EnableC),
    .ctrlA(ctrlA),
    .ctrlB(ctrlB),
    .ctrlC(ctrlC),
    .CLKA(CLKA),
    .CLKB(CLKB),
    .CLKC(CLKC),
    .activeA(activeA),
    .activeB(activeB),
    .activeC(activeC),
    .E1A(E1A),
    .E1B(E1B),
    .E1C(E1C),
    .PufferA(PufferA),
    .PufferB(PufferB),
    .PufferC(PufferC),
    .ResetA(ResetA),
    .ResetB(ResetB),
    .ResetC(ResetC),
    .RxA(RxA),
    .RxB(RxB),
    .RxC(RxC)
    );

Phasenfehler_RegTMR phasenfehler_reg0 (
    .e_kA(EkA),
    .e_kB(EkB),
    .e_kC(EkC),
    .E1A(E1A),
    .E1B(E1B),
    .E1C(E1C),
    .E2A(Counter_CA),
    .E2B(Counter_CB),
    .E2C(Counter_CC),
    .EnableA(EnableA),
    .EnableB(EnableB),
    .EnableC(EnableC),
    .ResetA(ResetA),
    .ResetB(ResetB),
    .ResetC(ResetC),
    .clkA(CLKA),
    .clkB(CLKB),
    .clkC(CLKC),
    .ctrlA(ctrlA),
    .ctrlB(ctrlB),
    .ctrlC(ctrlC)
    );

ready_counterTMR rdy_cnt0 (
    .clkA(CLKA),
    .clkB(CLKB),
    .clkC(CLKC),
    .rstnA(ResetA),
    .rstnB(ResetB),
    .rstnC(ResetC),
    .enableA(EnableA),
    .enableB(EnableB),
    .enableC(EnableC),
    .en_osc_trimA(activeA),
    .en_osc_trimB(activeB),
    .en_osc_trimC(activeC),
    .readyA(readyA),
    .readyB(readyB),
    .readyC(readyC)
    );
endmodule

