
vrs_cv4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ae8  0800013c  0800013c  0000813c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08000c24  08000c24  00008c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08000c28  08000c28  00008c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000001c  20000000  08000c2c  00010000  2**2
                  ALLOC
  5 ._user_heap_stack 00000400  2000001c  08000c2c  0001001c  2**0
                  ALLOC
  6 .ARM.attributes 00000029  00000000  00000000  00008c2c  2**0
                  CONTENTS, READONLY
  7 .debug_info   00002a09  00000000  00000000  00008c55  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000852  00000000  00000000  0000b65e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000420  00000000  00000000  0000beb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000003b8  00000000  00000000  0000c2d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000014a4  00000000  00000000  0000c688  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001254  00000000  00000000  0000db2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000082  00000000  00000000  0000ed80  2**0
                  CONTENTS, READONLY
 14 .debug_frame  00000c64  00000000  00000000  0000ee04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000000 	.word	0x20000000
 8000158:	00000000 	.word	0x00000000
 800015c:	08000c0c 	.word	0x08000c0c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	08000c0c 	.word	0x08000c0c
 8000178:	20000004 	.word	0x20000004

0800017c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000180:	4b14      	ldr	r3, [pc, #80]	; (80001d4 <SystemInit+0x58>)
 8000182:	4a14      	ldr	r2, [pc, #80]	; (80001d4 <SystemInit+0x58>)
 8000184:	6812      	ldr	r2, [r2, #0]
 8000186:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800018a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800018c:	4a11      	ldr	r2, [pc, #68]	; (80001d4 <SystemInit+0x58>)
 800018e:	4b11      	ldr	r3, [pc, #68]	; (80001d4 <SystemInit+0x58>)
 8000190:	6899      	ldr	r1, [r3, #8]
 8000192:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <SystemInit+0x5c>)
 8000194:	400b      	ands	r3, r1
 8000196:	6093      	str	r3, [r2, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000198:	4a0e      	ldr	r2, [pc, #56]	; (80001d4 <SystemInit+0x58>)
 800019a:	4b0e      	ldr	r3, [pc, #56]	; (80001d4 <SystemInit+0x58>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80001a2:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80001a6:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001a8:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <SystemInit+0x58>)
 80001aa:	4a0a      	ldr	r2, [pc, #40]	; (80001d4 <SystemInit+0x58>)
 80001ac:	6812      	ldr	r2, [r2, #0]
 80001ae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80001b2:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80001b4:	4b07      	ldr	r3, [pc, #28]	; (80001d4 <SystemInit+0x58>)
 80001b6:	4a07      	ldr	r2, [pc, #28]	; (80001d4 <SystemInit+0x58>)
 80001b8:	6892      	ldr	r2, [r2, #8]
 80001ba:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 80001be:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80001c0:	4b04      	ldr	r3, [pc, #16]	; (80001d4 <SystemInit+0x58>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80001c6:	f000 f80b 	bl	80001e0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <SystemInit+0x60>)
 80001cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001d0:	609a      	str	r2, [r3, #8]
#endif
}
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	40023800 	.word	0x40023800
 80001d8:	88ffc00c 	.word	0x88ffc00c
 80001dc:	e000ed00 	.word	0xe000ed00

080001e0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80001e0:	b480      	push	{r7}
 80001e2:	b083      	sub	sp, #12
 80001e4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	2300      	movs	r3, #0
 80001ec:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80001ee:	4b41      	ldr	r3, [pc, #260]	; (80002f4 <SetSysClock+0x114>)
 80001f0:	4a40      	ldr	r2, [pc, #256]	; (80002f4 <SetSysClock+0x114>)
 80001f2:	6812      	ldr	r2, [r2, #0]
 80001f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80001f8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80001fa:	4b3e      	ldr	r3, [pc, #248]	; (80002f4 <SetSysClock+0x114>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000202:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	3301      	adds	r3, #1
 8000208:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d103      	bne.n	8000218 <SetSysClock+0x38>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000216:	d1f0      	bne.n	80001fa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000218:	4b36      	ldr	r3, [pc, #216]	; (80002f4 <SetSysClock+0x114>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000220:	2b00      	cmp	r3, #0
 8000222:	d002      	beq.n	800022a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000224:	2301      	movs	r3, #1
 8000226:	603b      	str	r3, [r7, #0]
 8000228:	e001      	b.n	800022e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800022a:	2300      	movs	r3, #0
 800022c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	2b01      	cmp	r3, #1
 8000232:	d15a      	bne.n	80002ea <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8000234:	4b30      	ldr	r3, [pc, #192]	; (80002f8 <SetSysClock+0x118>)
 8000236:	4a30      	ldr	r2, [pc, #192]	; (80002f8 <SetSysClock+0x118>)
 8000238:	6812      	ldr	r2, [r2, #0]
 800023a:	f042 0204 	orr.w	r2, r2, #4
 800023e:	601a      	str	r2, [r3, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000240:	4b2d      	ldr	r3, [pc, #180]	; (80002f8 <SetSysClock+0x118>)
 8000242:	4a2d      	ldr	r2, [pc, #180]	; (80002f8 <SetSysClock+0x118>)
 8000244:	6812      	ldr	r2, [r2, #0]
 8000246:	f042 0202 	orr.w	r2, r2, #2
 800024a:	601a      	str	r2, [r3, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800024c:	4b2a      	ldr	r3, [pc, #168]	; (80002f8 <SetSysClock+0x118>)
 800024e:	4a2a      	ldr	r2, [pc, #168]	; (80002f8 <SetSysClock+0x118>)
 8000250:	6812      	ldr	r2, [r2, #0]
 8000252:	f042 0201 	orr.w	r2, r2, #1
 8000256:	601a      	str	r2, [r3, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000258:	4b26      	ldr	r3, [pc, #152]	; (80002f4 <SetSysClock+0x114>)
 800025a:	4a26      	ldr	r2, [pc, #152]	; (80002f4 <SetSysClock+0x114>)
 800025c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800025e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000262:	625a      	str	r2, [r3, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8000264:	4b25      	ldr	r3, [pc, #148]	; (80002fc <SetSysClock+0x11c>)
 8000266:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800026a:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 800026c:	bf00      	nop
 800026e:	4b23      	ldr	r3, [pc, #140]	; (80002fc <SetSysClock+0x11c>)
 8000270:	685b      	ldr	r3, [r3, #4]
 8000272:	f003 0310 	and.w	r3, r3, #16
 8000276:	2b00      	cmp	r3, #0
 8000278:	d1f9      	bne.n	800026e <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800027a:	4b1e      	ldr	r3, [pc, #120]	; (80002f4 <SetSysClock+0x114>)
 800027c:	4a1d      	ldr	r2, [pc, #116]	; (80002f4 <SetSysClock+0x114>)
 800027e:	6892      	ldr	r2, [r2, #8]
 8000280:	609a      	str	r2, [r3, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000282:	4b1c      	ldr	r3, [pc, #112]	; (80002f4 <SetSysClock+0x114>)
 8000284:	4a1b      	ldr	r2, [pc, #108]	; (80002f4 <SetSysClock+0x114>)
 8000286:	6892      	ldr	r2, [r2, #8]
 8000288:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800028a:	4b1a      	ldr	r3, [pc, #104]	; (80002f4 <SetSysClock+0x114>)
 800028c:	4a19      	ldr	r2, [pc, #100]	; (80002f4 <SetSysClock+0x114>)
 800028e:	6892      	ldr	r2, [r2, #8]
 8000290:	609a      	str	r2, [r3, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8000292:	4b18      	ldr	r3, [pc, #96]	; (80002f4 <SetSysClock+0x114>)
 8000294:	4a17      	ldr	r2, [pc, #92]	; (80002f4 <SetSysClock+0x114>)
 8000296:	6892      	ldr	r2, [r2, #8]
 8000298:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800029c:	609a      	str	r2, [r3, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800029e:	4b15      	ldr	r3, [pc, #84]	; (80002f4 <SetSysClock+0x114>)
 80002a0:	4a14      	ldr	r2, [pc, #80]	; (80002f4 <SetSysClock+0x114>)
 80002a2:	6892      	ldr	r2, [r2, #8]
 80002a4:	f442 0211 	orr.w	r2, r2, #9502720	; 0x910000
 80002a8:	609a      	str	r2, [r3, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002aa:	4b12      	ldr	r3, [pc, #72]	; (80002f4 <SetSysClock+0x114>)
 80002ac:	4a11      	ldr	r2, [pc, #68]	; (80002f4 <SetSysClock+0x114>)
 80002ae:	6812      	ldr	r2, [r2, #0]
 80002b0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002b4:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002b6:	bf00      	nop
 80002b8:	4b0e      	ldr	r3, [pc, #56]	; (80002f4 <SetSysClock+0x114>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d0f9      	beq.n	80002b8 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002c4:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <SetSysClock+0x114>)
 80002c6:	4a0b      	ldr	r2, [pc, #44]	; (80002f4 <SetSysClock+0x114>)
 80002c8:	6892      	ldr	r2, [r2, #8]
 80002ca:	f022 0203 	bic.w	r2, r2, #3
 80002ce:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80002d0:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <SetSysClock+0x114>)
 80002d2:	4a08      	ldr	r2, [pc, #32]	; (80002f4 <SetSysClock+0x114>)
 80002d4:	6892      	ldr	r2, [r2, #8]
 80002d6:	f042 0203 	orr.w	r2, r2, #3
 80002da:	609a      	str	r2, [r3, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80002dc:	bf00      	nop
 80002de:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <SetSysClock+0x114>)
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	f003 030c 	and.w	r3, r3, #12
 80002e6:	2b0c      	cmp	r3, #12
 80002e8:	d1f9      	bne.n	80002de <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80002ea:	370c      	adds	r7, #12
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	40023800 	.word	0x40023800
 80002f8:	40023c00 	.word	0x40023c00
 80002fc:	40007000 	.word	0x40007000

08000300 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
}
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr

0800030c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000310:	e7fe      	b.n	8000310 <HardFault_Handler+0x4>
 8000312:	bf00      	nop

08000314 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000318:	e7fe      	b.n	8000318 <MemManage_Handler+0x4>
 800031a:	bf00      	nop

0800031c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000320:	e7fe      	b.n	8000320 <BusFault_Handler+0x4>
 8000322:	bf00      	nop

08000324 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000328:	e7fe      	b.n	8000328 <UsageFault_Handler+0x4>
 800032a:	bf00      	nop

0800032c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr

08000338 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
}
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
}
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr

08000350 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr

0800035c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800035c:	f8df d03c 	ldr.w	sp, [pc, #60]	; 800039c <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000360:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000362:	f000 b804 	b.w	800036e <LoopCopyDataInit>

08000366 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <LoopFillZerobss+0x1a>)
  ldr r3, [r3, r1]
 8000368:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800036a:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800036c:	3104      	adds	r1, #4

0800036e <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800036e:	480d      	ldr	r0, [pc, #52]	; (80003a4 <LoopFillZerobss+0x1e>)
  ldr r3, =_edata
 8000370:	4b0d      	ldr	r3, [pc, #52]	; (80003a8 <LoopFillZerobss+0x22>)
  adds r2, r0, r1
 8000372:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000374:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000376:	f4ff aff6 	bcc.w	8000366 <CopyDataInit>
  ldr r2, =_sbss
 800037a:	4a0c      	ldr	r2, [pc, #48]	; (80003ac <LoopFillZerobss+0x26>)
  b LoopFillZerobss
 800037c:	f000 b803 	b.w	8000386 <LoopFillZerobss>

08000380 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000380:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000382:	f842 3b04 	str.w	r3, [r2], #4

08000386 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000386:	4b0a      	ldr	r3, [pc, #40]	; (80003b0 <LoopFillZerobss+0x2a>)
  cmp r2, r3
 8000388:	429a      	cmp	r2, r3
  bcc FillZerobss
 800038a:	f4ff aff9 	bcc.w	8000380 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800038e:	f7ff fef5 	bl	800017c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000392:	f000 fc15 	bl	8000bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000396:	f000 f8ad 	bl	80004f4 <main>
  bx lr
 800039a:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800039c:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80003a0:	08000c2c 	.word	0x08000c2c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80003a4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80003a8:	20000000 	.word	0x20000000
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80003ac:	20000000 	.word	0x20000000
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80003b0:	2000001c 	.word	0x2000001c

080003b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b4:	f7ff bffe 	b.w	80003b4 <ADC1_IRQHandler>

080003b8 <led_init>:
/* Private macro */
/* Private variables */
/* Private function prototypes */
/* Private functions */
void led_init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef      GPIO_InitStructure;
	/*Configure LED*/
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 80003be:	2320      	movs	r3, #32
 80003c0:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80003c2:	2301      	movs	r3, #1
 80003c4:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80003c6:	2300      	movs	r3, #0
 80003c8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80003ca:	2301      	movs	r3, #1
 80003cc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80003ce:	2303      	movs	r3, #3
 80003d0:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80003d2:	463b      	mov	r3, r7
 80003d4:	4803      	ldr	r0, [pc, #12]	; (80003e4 <led_init+0x2c>)
 80003d6:	4619      	mov	r1, r3
 80003d8:	f000 f922 	bl	8000620 <GPIO_Init>
}
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40020000 	.word	0x40020000

080003e8 <adc_init>:
void adc_init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef      GPIO_InitStructure;
  ADC_InitTypeDef       ADC_InitStructure;

  /* Enable GPIO clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);//Opravené a upravené
 80003ee:	2001      	movs	r0, #1
 80003f0:	2101      	movs	r1, #1
 80003f2:	f000 f8a5 	bl	8000540 <RCC_AHBPeriphClockCmd>


  /* Configure ADCx Channel 2 as analog input */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 ;
 80003f6:	2301      	movs	r3, #1
 80003f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80003fa:	2303      	movs	r3, #3
 80003fc:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80003fe:	2300      	movs	r3, #0
 8000400:	77fb      	strb	r3, [r7, #31]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000402:	f107 0318 	add.w	r3, r7, #24
 8000406:	481f      	ldr	r0, [pc, #124]	; (8000484 <adc_init+0x9c>)
 8000408:	4619      	mov	r1, r3
 800040a:	f000 f909 	bl	8000620 <GPIO_Init>



/* Enable the HSI oscillator */
  RCC_HSICmd(ENABLE);
 800040e:	2001      	movs	r0, #1
 8000410:	f000 f886 	bl	8000520 <RCC_HSICmd>
/* Check that HSI oscillator is ready */
  while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8000414:	bf00      	nop
 8000416:	2021      	movs	r0, #33	; 0x21
 8000418:	f000 f8ce 	bl	80005b8 <RCC_GetFlagStatus>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d0f9      	beq.n	8000416 <adc_init+0x2e>

  /* Enable ADC clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000422:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000426:	2101      	movs	r1, #1
 8000428:	f000 f8a8 	bl	800057c <RCC_APB2PeriphClockCmd>

  /* Initialize ADC structure */
  ADC_StructInit(&ADC_InitStructure);
 800042c:	463b      	mov	r3, r7
 800042e:	4618      	mov	r0, r3
 8000430:	f000 f9f2 	bl	8000818 <ADC_StructInit>

  /* ADC1 configuration */
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8000434:	2300      	movs	r3, #0
 8000436:	603b      	str	r3, [r7, #0]
  ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8000438:	2300      	movs	r3, #0
 800043a:	717b      	strb	r3, [r7, #5]
  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800043c:	2300      	movs	r3, #0
 800043e:	60bb      	str	r3, [r7, #8]
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8000440:	2300      	movs	r3, #0
 8000442:	613b      	str	r3, [r7, #16]
  ADC_InitStructure.ADC_NbrOfConversion = 1;
 8000444:	2301      	movs	r3, #1
 8000446:	753b      	strb	r3, [r7, #20]
  ADC_Init(ADC1, &ADC_InitStructure);
 8000448:	463b      	mov	r3, r7
 800044a:	480f      	ldr	r0, [pc, #60]	; (8000488 <adc_init+0xa0>)
 800044c:	4619      	mov	r1, r3
 800044e:	f000 f98f 	bl	8000770 <ADC_Init>
/* ADCx regular channel8 configuration */
  ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_16Cycles);
 8000452:	480d      	ldr	r0, [pc, #52]	; (8000488 <adc_init+0xa0>)
 8000454:	2100      	movs	r1, #0
 8000456:	2201      	movs	r2, #1
 8000458:	2302      	movs	r3, #2
 800045a:	f000 fa19 	bl	8000890 <ADC_RegularChannelConfig>

  /* Enable the ADC */
  ADC_Cmd(ADC1, ENABLE);
 800045e:	480a      	ldr	r0, [pc, #40]	; (8000488 <adc_init+0xa0>)
 8000460:	2101      	movs	r1, #1
 8000462:	f000 f9f9 	bl	8000858 <ADC_Cmd>

  /* Wait until the ADC1 is ready */
  while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
 8000466:	bf00      	nop
 8000468:	4807      	ldr	r0, [pc, #28]	; (8000488 <adc_init+0xa0>)
 800046a:	2140      	movs	r1, #64	; 0x40
 800046c:	f000 fb8e 	bl	8000b8c <ADC_GetFlagStatus>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d0f8      	beq.n	8000468 <adc_init+0x80>
  {
  }
  /* Start ADC Software Conversion */
  ADC_SoftwareStartConv(ADC1);
 8000476:	4804      	ldr	r0, [pc, #16]	; (8000488 <adc_init+0xa0>)
 8000478:	f000 fb6a 	bl	8000b50 <ADC_SoftwareStartConv>
}
 800047c:	3720      	adds	r7, #32
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40020000 	.word	0x40020000
 8000488:	40012400 	.word	0x40012400

0800048c <read_adc>:

uint16_t read_adc(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0

	/* Start ADC Software Conversion */
  ADC_SoftwareStartConv(ADC1);
 8000490:	4808      	ldr	r0, [pc, #32]	; (80004b4 <read_adc+0x28>)
 8000492:	f000 fb5d 	bl	8000b50 <ADC_SoftwareStartConv>
  while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)){}
 8000496:	bf00      	nop
 8000498:	4806      	ldr	r0, [pc, #24]	; (80004b4 <read_adc+0x28>)
 800049a:	2102      	movs	r1, #2
 800049c:	f000 fb76 	bl	8000b8c <ADC_GetFlagStatus>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d0f8      	beq.n	8000498 <read_adc+0xc>
  return ADC_GetConversionValue(ADC1);
 80004a6:	4803      	ldr	r0, [pc, #12]	; (80004b4 <read_adc+0x28>)
 80004a8:	f000 fb62 	bl	8000b70 <ADC_GetConversionValue>
 80004ac:	4603      	mov	r3, r0
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40012400 	.word	0x40012400

080004b8 <blink_delay>:

void blink_delay(uint16_t AD_value)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
 80004be:	4603      	mov	r3, r0
 80004c0:	80fb      	strh	r3, [r7, #6]
	 int i = 0;
 80004c2:	2300      	movs	r3, #0
 80004c4:	60fb      	str	r3, [r7, #12]
	 for(i=0;i<(5000+10*AD_value);i++);
 80004c6:	2300      	movs	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	e002      	b.n	80004d2 <blink_delay+0x1a>
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	3301      	adds	r3, #1
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	88fa      	ldrh	r2, [r7, #6]
 80004d4:	4613      	mov	r3, r2
 80004d6:	009b      	lsls	r3, r3, #2
 80004d8:	4413      	add	r3, r2
 80004da:	005b      	lsls	r3, r3, #1
 80004dc:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80004e0:	3308      	adds	r3, #8
 80004e2:	68fa      	ldr	r2, [r7, #12]
 80004e4:	4293      	cmp	r3, r2
 80004e6:	dcf1      	bgt.n	80004cc <blink_delay+0x14>
}
 80004e8:	3714      	adds	r7, #20
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
  *  system_stm32l1xx.c file
  */

  /* TODO - Add your application code here */

  adc_init();
 80004fa:	f7ff ff75 	bl	80003e8 <adc_init>
  led_init();
 80004fe:	f7ff ff5b 	bl	80003b8 <led_init>

  /* Infinite loop */
  while (1)
  {

  AD_value = read_adc();
 8000502:	f7ff ffc3 	bl	800048c <read_adc>
 8000506:	4603      	mov	r3, r0
 8000508:	80fb      	strh	r3, [r7, #6]
  blink_delay(AD_value);
 800050a:	88fb      	ldrh	r3, [r7, #6]
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff ffd3 	bl	80004b8 <blink_delay>
  GPIO_ToggleBits(GPIOA, GPIO_Pin_5);
 8000512:	4802      	ldr	r0, [pc, #8]	; (800051c <main+0x28>)
 8000514:	2120      	movs	r1, #32
 8000516:	f000 f917 	bl	8000748 <GPIO_ToggleBits>

  }
 800051a:	e7f2      	b.n	8000502 <main+0xe>
 800051c:	40020000 	.word	0x40020000

08000520 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800052a:	4b04      	ldr	r3, [pc, #16]	; (800053c <RCC_HSICmd+0x1c>)
 800052c:	79fa      	ldrb	r2, [r7, #7]
 800052e:	601a      	str	r2, [r3, #0]
}
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	42470000 	.word	0x42470000

08000540 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	460b      	mov	r3, r1
 800054a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800054c:	78fb      	ldrb	r3, [r7, #3]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d006      	beq.n	8000560 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000552:	4b09      	ldr	r3, [pc, #36]	; (8000578 <RCC_AHBPeriphClockCmd+0x38>)
 8000554:	4a08      	ldr	r2, [pc, #32]	; (8000578 <RCC_AHBPeriphClockCmd+0x38>)
 8000556:	69d1      	ldr	r1, [r2, #28]
 8000558:	687a      	ldr	r2, [r7, #4]
 800055a:	430a      	orrs	r2, r1
 800055c:	61da      	str	r2, [r3, #28]
 800055e:	e006      	b.n	800056e <RCC_AHBPeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000560:	4b05      	ldr	r3, [pc, #20]	; (8000578 <RCC_AHBPeriphClockCmd+0x38>)
 8000562:	4a05      	ldr	r2, [pc, #20]	; (8000578 <RCC_AHBPeriphClockCmd+0x38>)
 8000564:	69d1      	ldr	r1, [r2, #28]
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	43d2      	mvns	r2, r2
 800056a:	400a      	ands	r2, r1
 800056c:	61da      	str	r2, [r3, #28]
  }
}
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	40023800 	.word	0x40023800

0800057c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	460b      	mov	r3, r1
 8000586:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000588:	78fb      	ldrb	r3, [r7, #3]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d006      	beq.n	800059c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800058e:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <RCC_APB2PeriphClockCmd+0x38>)
 8000590:	4a08      	ldr	r2, [pc, #32]	; (80005b4 <RCC_APB2PeriphClockCmd+0x38>)
 8000592:	6a11      	ldr	r1, [r2, #32]
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	430a      	orrs	r2, r1
 8000598:	621a      	str	r2, [r3, #32]
 800059a:	e006      	b.n	80005aa <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800059c:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <RCC_APB2PeriphClockCmd+0x38>)
 800059e:	4a05      	ldr	r2, [pc, #20]	; (80005b4 <RCC_APB2PeriphClockCmd+0x38>)
 80005a0:	6a11      	ldr	r1, [r2, #32]
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	43d2      	mvns	r2, r2
 80005a6:	400a      	ands	r2, r1
 80005a8:	621a      	str	r2, [r3, #32]
  }
}
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	40023800 	.word	0x40023800

080005b8 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b087      	sub	sp, #28
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80005ca:	2300      	movs	r3, #0
 80005cc:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	095b      	lsrs	r3, r3, #5
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d103      	bne.n	80005e4 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <RCC_GetFlagStatus+0x64>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	617b      	str	r3, [r7, #20]
 80005e2:	e002      	b.n	80005ea <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 80005e4:	4b0d      	ldr	r3, [pc, #52]	; (800061c <RCC_GetFlagStatus+0x64>)
 80005e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005e8:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	f003 031f 	and.w	r3, r3, #31
 80005f0:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	fa22 f303 	lsr.w	r3, r2, r3
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d002      	beq.n	8000608 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8000602:	2301      	movs	r3, #1
 8000604:	74fb      	strb	r3, [r7, #19]
 8000606:	e001      	b.n	800060c <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000608:	2300      	movs	r3, #0
 800060a:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800060c:	7cfb      	ldrb	r3, [r7, #19]
}
 800060e:	4618      	mov	r0, r3
 8000610:	371c      	adds	r7, #28
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800

08000620 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000620:	b480      	push	{r7}
 8000622:	b087      	sub	sp, #28
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	2300      	movs	r3, #0
 8000630:	613b      	str	r3, [r7, #16]
 8000632:	2300      	movs	r3, #0
 8000634:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
 800063a:	e07c      	b.n	8000736 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	2201      	movs	r2, #1
 8000640:	fa02 f303 	lsl.w	r3, r2, r3
 8000644:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	693b      	ldr	r3, [r7, #16]
 800064c:	4013      	ands	r3, r2
 800064e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000650:	68fa      	ldr	r2, [r7, #12]
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	429a      	cmp	r2, r3
 8000656:	d16b      	bne.n	8000730 <GPIO_Init+0x110>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	005b      	lsls	r3, r3, #1
 8000660:	2103      	movs	r1, #3
 8000662:	fa01 f303 	lsl.w	r3, r1, r3
 8000666:	43db      	mvns	r3, r3
 8000668:	401a      	ands	r2, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	791b      	ldrb	r3, [r3, #4]
 8000676:	4619      	mov	r1, r3
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	005b      	lsls	r3, r3, #1
 800067c:	fa01 f303 	lsl.w	r3, r1, r3
 8000680:	431a      	orrs	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	791b      	ldrb	r3, [r3, #4]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d003      	beq.n	8000696 <GPIO_Init+0x76>
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	791b      	ldrb	r3, [r3, #4]
 8000692:	2b02      	cmp	r3, #2
 8000694:	d134      	bne.n	8000700 <GPIO_Init+0xe0>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	689a      	ldr	r2, [r3, #8]
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	2103      	movs	r1, #3
 80006a0:	fa01 f303 	lsl.w	r3, r1, r3
 80006a4:	43db      	mvns	r3, r3
 80006a6:	401a      	ands	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	689a      	ldr	r2, [r3, #8]
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	795b      	ldrb	r3, [r3, #5]
 80006b4:	4619      	mov	r1, r3
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	fa01 f303 	lsl.w	r3, r1, r3
 80006be:	431a      	orrs	r2, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	889b      	ldrh	r3, [r3, #4]
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	697b      	ldr	r3, [r7, #20]
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	2101      	movs	r1, #1
 80006d0:	fa01 f303 	lsl.w	r3, r1, r3
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	43db      	mvns	r3, r3
 80006d8:	b29b      	uxth	r3, r3
 80006da:	4013      	ands	r3, r2
 80006dc:	b29a      	uxth	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	889b      	ldrh	r3, [r3, #4]
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	799b      	ldrb	r3, [r3, #6]
 80006ec:	4619      	mov	r1, r3
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	fa01 f303 	lsl.w	r3, r1, r3
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	4313      	orrs	r3, r2
 80006fa:	b29a      	uxth	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	68da      	ldr	r2, [r3, #12]
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	b29b      	uxth	r3, r3
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	2103      	movs	r1, #3
 800070c:	fa01 f303 	lsl.w	r3, r1, r3
 8000710:	43db      	mvns	r3, r3
 8000712:	401a      	ands	r2, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68da      	ldr	r2, [r3, #12]
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	79db      	ldrb	r3, [r3, #7]
 8000720:	4619      	mov	r1, r3
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	fa01 f303 	lsl.w	r3, r1, r3
 800072a:	431a      	orrs	r2, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	3301      	adds	r3, #1
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	2b0f      	cmp	r3, #15
 800073a:	f67f af7f 	bls.w	800063c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800073e:	371c      	adds	r7, #28
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	8a9b      	ldrh	r3, [r3, #20]
 8000758:	b29a      	uxth	r2, r3
 800075a:	887b      	ldrh	r3, [r7, #2]
 800075c:	4053      	eors	r3, r2
 800075e:	b29a      	uxth	r2, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	829a      	strh	r2, [r3, #20]
}
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop

08000770 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800078e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000792:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	791b      	ldrb	r3, [r3, #4]
 8000798:	021a      	lsls	r2, r3, #8
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4313      	orrs	r3, r2
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	4313      	orrs	r3, r2
 80007a4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	68fa      	ldr	r2, [r7, #12]
 80007aa:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80007b2:	68fa      	ldr	r2, [r7, #12]
 80007b4:	4b17      	ldr	r3, [pc, #92]	; (8000814 <ADC_Init+0xa4>)
 80007b6:	4013      	ands	r3, r2
 80007b8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	691a      	ldr	r2, [r3, #16]
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	68db      	ldr	r3, [r3, #12]
 80007c2:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80007c8:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	795b      	ldrb	r3, [r3, #5]
 80007ce:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80007d0:	4313      	orrs	r3, r2
 80007d2:	68fa      	ldr	r2, [r7, #12]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	68fa      	ldr	r2, [r7, #12]
 80007dc:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 80007ea:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	7d1b      	ldrb	r3, [r3, #20]
 80007f0:	3b01      	subs	r3, #1
 80007f2:	b2da      	uxtb	r2, r3
 80007f4:	7afb      	ldrb	r3, [r7, #11]
 80007f6:	4313      	orrs	r3, r2
 80007f8:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80007fa:	7afb      	ldrb	r3, [r7, #11]
 80007fc:	051b      	lsls	r3, r3, #20
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	4313      	orrs	r3, r2
 8000802:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	68fa      	ldr	r2, [r7, #12]
 8000808:	631a      	str	r2, [r3, #48]	; 0x30
}
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	c0fff7fd 	.word	0xc0fff7fd

08000818 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2200      	movs	r2, #0
 800082a:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2200      	movs	r2, #0
 8000830:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800083e:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2201      	movs	r2, #1
 800084a:	751a      	strb	r2, [r3, #20]
}
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	460b      	mov	r3, r1
 8000862:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000864:	78fb      	ldrb	r3, [r7, #3]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d006      	beq.n	8000878 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	f043 0201 	orr.w	r2, r3, #1
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	e005      	b.n	8000884 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	f023 0201 	bic.w	r2, r3, #1
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	609a      	str	r2, [r3, #8]
  }
}
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop

08000890 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	70f9      	strb	r1, [r7, #3]
 800089a:	70ba      	strb	r2, [r7, #2]
 800089c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	2300      	movs	r3, #0
 80008a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80008a6:	78fb      	ldrb	r3, [r7, #3]
 80008a8:	2b1d      	cmp	r3, #29
 80008aa:	d923      	bls.n	80008f4 <ADC_RegularChannelConfig+0x64>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80008b0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80008b2:	78fb      	ldrb	r3, [r7, #3]
 80008b4:	f1a3 021e 	sub.w	r2, r3, #30
 80008b8:	4613      	mov	r3, r2
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	4413      	add	r3, r2
 80008be:	2207      	movs	r2, #7
 80008c0:	fa02 f303 	lsl.w	r3, r2, r3
 80008c4:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	43db      	mvns	r3, r3
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	4013      	ands	r3, r2
 80008ce:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 80008d0:	7879      	ldrb	r1, [r7, #1]
 80008d2:	78fb      	ldrb	r3, [r7, #3]
 80008d4:	f1a3 021e 	sub.w	r2, r3, #30
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	fa01 f303 	lsl.w	r3, r1, r3
 80008e2:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80008f2:	e06c      	b.n	80009ce <ADC_RegularChannelConfig+0x13e>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 80008f4:	78fb      	ldrb	r3, [r7, #3]
 80008f6:	2b13      	cmp	r3, #19
 80008f8:	d923      	bls.n	8000942 <ADC_RegularChannelConfig+0xb2>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 8000900:	78fb      	ldrb	r3, [r7, #3]
 8000902:	f1a3 0214 	sub.w	r2, r3, #20
 8000906:	4613      	mov	r3, r2
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	4413      	add	r3, r2
 800090c:	2207      	movs	r2, #7
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	43db      	mvns	r3, r3
 8000918:	68fa      	ldr	r2, [r7, #12]
 800091a:	4013      	ands	r3, r2
 800091c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 800091e:	7879      	ldrb	r1, [r7, #1]
 8000920:	78fb      	ldrb	r3, [r7, #3]
 8000922:	f1a3 0214 	sub.w	r2, r3, #20
 8000926:	4613      	mov	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	4413      	add	r3, r2
 800092c:	fa01 f303 	lsl.w	r3, r1, r3
 8000930:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	4313      	orrs	r3, r2
 8000938:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	68fa      	ldr	r2, [r7, #12]
 800093e:	60da      	str	r2, [r3, #12]
 8000940:	e045      	b.n	80009ce <ADC_RegularChannelConfig+0x13e>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 8000942:	78fb      	ldrb	r3, [r7, #3]
 8000944:	2b09      	cmp	r3, #9
 8000946:	d923      	bls.n	8000990 <ADC_RegularChannelConfig+0x100>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	691b      	ldr	r3, [r3, #16]
 800094c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800094e:	78fb      	ldrb	r3, [r7, #3]
 8000950:	f1a3 020a 	sub.w	r2, r3, #10
 8000954:	4613      	mov	r3, r2
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	4413      	add	r3, r2
 800095a:	2207      	movs	r2, #7
 800095c:	fa02 f303 	lsl.w	r3, r2, r3
 8000960:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	43db      	mvns	r3, r3
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	4013      	ands	r3, r2
 800096a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800096c:	7879      	ldrb	r1, [r7, #1]
 800096e:	78fb      	ldrb	r3, [r7, #3]
 8000970:	f1a3 020a 	sub.w	r2, r3, #10
 8000974:	4613      	mov	r3, r2
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	4413      	add	r3, r2
 800097a:	fa01 f303 	lsl.w	r3, r1, r3
 800097e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000980:	68fa      	ldr	r2, [r7, #12]
 8000982:	68bb      	ldr	r3, [r7, #8]
 8000984:	4313      	orrs	r3, r2
 8000986:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	611a      	str	r2, [r3, #16]
 800098e:	e01e      	b.n	80009ce <ADC_RegularChannelConfig+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 8000996:	78fa      	ldrb	r2, [r7, #3]
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	2207      	movs	r2, #7
 80009a0:	fa02 f303 	lsl.w	r3, r2, r3
 80009a4:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	43db      	mvns	r3, r3
 80009aa:	68fa      	ldr	r2, [r7, #12]
 80009ac:	4013      	ands	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80009b0:	7879      	ldrb	r1, [r7, #1]
 80009b2:	78fa      	ldrb	r2, [r7, #3]
 80009b4:	4613      	mov	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	4413      	add	r3, r2
 80009ba:	fa01 f303 	lsl.w	r3, r1, r3
 80009be:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80009c0:	68fa      	ldr	r2, [r7, #12]
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80009ce:	78bb      	ldrb	r3, [r7, #2]
 80009d0:	2b06      	cmp	r3, #6
 80009d2:	d821      	bhi.n	8000a18 <ADC_RegularChannelConfig+0x188>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 80009da:	78bb      	ldrb	r3, [r7, #2]
 80009dc:	1e5a      	subs	r2, r3, #1
 80009de:	4613      	mov	r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	4413      	add	r3, r2
 80009e4:	221f      	movs	r2, #31
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	43db      	mvns	r3, r3
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	4013      	ands	r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80009f6:	78f9      	ldrb	r1, [r7, #3]
 80009f8:	78bb      	ldrb	r3, [r7, #2]
 80009fa:	1e5a      	subs	r2, r3, #1
 80009fc:	4613      	mov	r3, r2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	4413      	add	r3, r2
 8000a02:	fa01 f303 	lsl.w	r3, r1, r3
 8000a06:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	641a      	str	r2, [r3, #64]	; 0x40
 8000a16:	e095      	b.n	8000b44 <ADC_RegularChannelConfig+0x2b4>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000a18:	78bb      	ldrb	r3, [r7, #2]
 8000a1a:	2b0c      	cmp	r3, #12
 8000a1c:	d821      	bhi.n	8000a62 <ADC_RegularChannelConfig+0x1d2>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a22:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000a24:	78bb      	ldrb	r3, [r7, #2]
 8000a26:	1fda      	subs	r2, r3, #7
 8000a28:	4613      	mov	r3, r2
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4413      	add	r3, r2
 8000a2e:	221f      	movs	r2, #31
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	68fa      	ldr	r2, [r7, #12]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000a40:	78f9      	ldrb	r1, [r7, #3]
 8000a42:	78bb      	ldrb	r3, [r7, #2]
 8000a44:	1fda      	subs	r2, r3, #7
 8000a46:	4613      	mov	r3, r2
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	4413      	add	r3, r2
 8000a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a50:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	68fa      	ldr	r2, [r7, #12]
 8000a5e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a60:	e070      	b.n	8000b44 <ADC_RegularChannelConfig+0x2b4>
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 8000a62:	78bb      	ldrb	r3, [r7, #2]
 8000a64:	2b12      	cmp	r3, #18
 8000a66:	d823      	bhi.n	8000ab0 <ADC_RegularChannelConfig+0x220>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a6c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 8000a6e:	78bb      	ldrb	r3, [r7, #2]
 8000a70:	f1a3 020d 	sub.w	r2, r3, #13
 8000a74:	4613      	mov	r3, r2
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	4413      	add	r3, r2
 8000a7a:	221f      	movs	r2, #31
 8000a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a80:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	43db      	mvns	r3, r3
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	4013      	ands	r3, r2
 8000a8a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000a8c:	78f9      	ldrb	r1, [r7, #3]
 8000a8e:	78bb      	ldrb	r3, [r7, #2]
 8000a90:	f1a3 020d 	sub.w	r2, r3, #13
 8000a94:	4613      	mov	r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	4413      	add	r3, r2
 8000a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000aa0:	68fa      	ldr	r2, [r7, #12]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	639a      	str	r2, [r3, #56]	; 0x38
 8000aae:	e049      	b.n	8000b44 <ADC_RegularChannelConfig+0x2b4>
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 8000ab0:	78bb      	ldrb	r3, [r7, #2]
 8000ab2:	2b18      	cmp	r3, #24
 8000ab4:	d823      	bhi.n	8000afe <ADC_RegularChannelConfig+0x26e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aba:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 8000abc:	78bb      	ldrb	r3, [r7, #2]
 8000abe:	f1a3 0213 	sub.w	r2, r3, #19
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	4413      	add	r3, r2
 8000ac8:	221f      	movs	r2, #31
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	68fa      	ldr	r2, [r7, #12]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000ada:	78f9      	ldrb	r1, [r7, #3]
 8000adc:	78bb      	ldrb	r3, [r7, #2]
 8000ade:	f1a3 0213 	sub.w	r2, r3, #19
 8000ae2:	4613      	mov	r3, r2
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	4413      	add	r3, r2
 8000ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aec:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000aee:	68fa      	ldr	r2, [r7, #12]
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68fa      	ldr	r2, [r7, #12]
 8000afa:	635a      	str	r2, [r3, #52]	; 0x34
 8000afc:	e022      	b.n	8000b44 <ADC_RegularChannelConfig+0x2b4>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000b04:	78bb      	ldrb	r3, [r7, #2]
 8000b06:	f1a3 0219 	sub.w	r2, r3, #25
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	4413      	add	r3, r2
 8000b10:	221f      	movs	r2, #31
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	68fa      	ldr	r2, [r7, #12]
 8000b1e:	4013      	ands	r3, r2
 8000b20:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 8000b22:	78f9      	ldrb	r1, [r7, #3]
 8000b24:	78bb      	ldrb	r3, [r7, #2]
 8000b26:	f1a3 0219 	sub.w	r2, r3, #25
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	4413      	add	r3, r2
 8000b30:	fa01 f303 	lsl.w	r3, r1, r3
 8000b34:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	68fa      	ldr	r2, [r7, #12]
 8000b42:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	609a      	str	r2, [r3, #8]
}
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b7c:	b29b      	uxth	r3, r3
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	460b      	mov	r3, r1
 8000b96:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	887b      	ldrh	r3, [r7, #2]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d002      	beq.n	8000bae <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	73fb      	strb	r3, [r7, #15]
 8000bac:	e001      	b.n	8000bb2 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <__libc_init_array>:
 8000bc0:	b570      	push	{r4, r5, r6, lr}
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <__libc_init_array+0x3c>)
 8000bc4:	4d0e      	ldr	r5, [pc, #56]	; (8000c00 <__libc_init_array+0x40>)
 8000bc6:	2400      	movs	r4, #0
 8000bc8:	1aed      	subs	r5, r5, r3
 8000bca:	10ad      	asrs	r5, r5, #2
 8000bcc:	461e      	mov	r6, r3
 8000bce:	42ac      	cmp	r4, r5
 8000bd0:	d004      	beq.n	8000bdc <__libc_init_array+0x1c>
 8000bd2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000bd6:	4790      	blx	r2
 8000bd8:	3401      	adds	r4, #1
 8000bda:	e7f8      	b.n	8000bce <__libc_init_array+0xe>
 8000bdc:	f000 f816 	bl	8000c0c <_init>
 8000be0:	4d08      	ldr	r5, [pc, #32]	; (8000c04 <__libc_init_array+0x44>)
 8000be2:	4b09      	ldr	r3, [pc, #36]	; (8000c08 <__libc_init_array+0x48>)
 8000be4:	2400      	movs	r4, #0
 8000be6:	1aed      	subs	r5, r5, r3
 8000be8:	10ad      	asrs	r5, r5, #2
 8000bea:	461e      	mov	r6, r3
 8000bec:	42ac      	cmp	r4, r5
 8000bee:	d004      	beq.n	8000bfa <__libc_init_array+0x3a>
 8000bf0:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000bf4:	4790      	blx	r2
 8000bf6:	3401      	adds	r4, #1
 8000bf8:	e7f8      	b.n	8000bec <__libc_init_array+0x2c>
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
 8000bfc:	08000c24 	.word	0x08000c24
 8000c00:	08000c24 	.word	0x08000c24
 8000c04:	08000c28 	.word	0x08000c28
 8000c08:	08000c24 	.word	0x08000c24

08000c0c <_init>:
 8000c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c0e:	bf00      	nop
 8000c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c12:	bc08      	pop	{r3}
 8000c14:	469e      	mov	lr, r3
 8000c16:	4770      	bx	lr

08000c18 <_fini>:
 8000c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c1a:	bf00      	nop
 8000c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c1e:	bc08      	pop	{r3}
 8000c20:	469e      	mov	lr, r3
 8000c22:	4770      	bx	lr
