{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615765583373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615765583382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 20:46:23 2021 " "Processing started: Sun Mar 14 20:46:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615765583382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615765583382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615765583382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1615765584739 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "compute_output.sv(292) " "Verilog HDL information at compute_output.sv(292): always construct contains both blocking and non-blocking assignments" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 292 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1615765610120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute_output " "Found entity 1: compute_output" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdff.sv 1 1 " "Found 1 design units, including 1 entities, in source file vdff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arDFF " "Found entity 1: arDFF" {  } { { "vDFF.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/vDFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trap_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file trap_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trap_edge " "Found entity 1: trap_edge" {  } { { "trap_edge.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/trap_edge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/SevenSegmentDisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610159 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(109) " "Verilog HDL warning at ksa.sv(109): extended using \"x\" or \"z\"" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1615765610170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ksa.sv(110) " "Verilog HDL warning at ksa.sv(110): extended using \"x\" or \"z\"" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1615765610170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialize_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file initialize_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initialize_s " "Found entity 1: initialize_s" {  } { { "initialize_s.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/initialize_s.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(161) " "Verilog HDL information at controller.sv(161): always construct contains both blocking and non-blocking assignments" {  } { { "controller.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/controller.sv" 161 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1615765610181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_input.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_input " "Found entity 1: encrypted_input" {  } { { "encrypted_input.v" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/encrypted_input.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_memory " "Found entity 1: decrypted_memory" {  } { { "decrypted_memory.v" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/decrypted_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615765610198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615765610198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615765610308 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ksa.sv(92) " "Verilog HDL Case Statement information at ksa.sv(92): all case item expressions in this case statement are onehot" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR ksa.sv(7) " "Output port \"LEDR\" at ksa.sv(7) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ksa.sv(8) " "Output port \"HEX0\" at ksa.sv(8) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ksa.sv(9) " "Output port \"HEX1\" at ksa.sv(9) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ksa.sv(10) " "Output port \"HEX2\" at ksa.sv(10) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ksa.sv(11) " "Output port \"HEX3\" at ksa.sv(11) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ksa.sv(12) " "Output port \"HEX4\" at ksa.sv(12) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ksa.sv(14) " "Output port \"HEX5\" at ksa.sv(14) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1615765610340 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trap_edge trap_edge:generate_synced_pulse " "Elaborating entity \"trap_edge\" for hierarchy \"trap_edge:generate_synced_pulse\"" {  } { { "ksa.sv" "generate_synced_pulse" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615765610343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arDFF trap_edge:generate_synced_pulse\|arDFF:FFf " "Elaborating entity \"arDFF\" for hierarchy \"trap_edge:generate_synced_pulse\|arDFF:FFf\"" {  } { { "trap_edge.sv" "FFf" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/trap_edge.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615765610346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialize_s initialize_s:initialize_memory " "Elaborating entity \"initialize_s\" for hierarchy \"initialize_s:initialize_memory\"" {  } { { "ksa.sv" "initialize_memory" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615765610353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reach_end initialize_s.sv(12) " "Verilog HDL or VHDL warning at initialize_s.sv(12): object \"reach_end\" assigned a value but never read" {  } { { "initialize_s.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/initialize_s.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1615765610354 "|ksa|initialize_s:initialize_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:swap_memory " "Elaborating entity \"controller\" for hierarchy \"controller:swap_memory\"" {  } { { "ksa.sv" "swap_memory" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615765610356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_output compute_output:task_2b " "Elaborating entity \"compute_output\" for hierarchy \"compute_output:task_2b\"" {  } { { "ksa.sv" "task_2b" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615765610359 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "compute_output.sv(150) " "Verilog HDL Case Statement warning at compute_output.sv(150): incomplete case statement has no default case item" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1615765610361 "|ksa|compute_output:task_2b"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state compute_output.sv(144) " "Verilog HDL Always Construct warning at compute_output.sv(144): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1615765610362 "|ksa|compute_output:task_2b"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i compute_output.sv(282) " "Verilog HDL Always Construct warning at compute_output.sv(282): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1615765610363 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] compute_output.sv(282) " "Inferred latch for \"i\[0\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] compute_output.sv(282) " "Inferred latch for \"i\[1\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] compute_output.sv(282) " "Inferred latch for \"i\[2\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] compute_output.sv(282) " "Inferred latch for \"i\[3\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] compute_output.sv(282) " "Inferred latch for \"i\[4\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] compute_output.sv(282) " "Inferred latch for \"i\[5\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] compute_output.sv(282) " "Inferred latch for \"i\[6\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] compute_output.sv(282) " "Inferred latch for \"i\[7\]\" at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610383 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] compute_output.sv(150) " "Inferred latch for \"next_state\[0\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] compute_output.sv(150) " "Inferred latch for \"next_state\[1\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] compute_output.sv(150) " "Inferred latch for \"next_state\[2\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] compute_output.sv(150) " "Inferred latch for \"next_state\[3\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] compute_output.sv(150) " "Inferred latch for \"next_state\[4\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] compute_output.sv(150) " "Inferred latch for \"next_state\[5\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[6\] compute_output.sv(150) " "Inferred latch for \"next_state\[6\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[7\] compute_output.sv(150) " "Inferred latch for \"next_state\[7\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[8\] compute_output.sv(150) " "Inferred latch for \"next_state\[8\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[9\] compute_output.sv(150) " "Inferred latch for \"next_state\[9\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[10\] compute_output.sv(150) " "Inferred latch for \"next_state\[10\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[11\] compute_output.sv(150) " "Inferred latch for \"next_state\[11\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610384 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[12\] compute_output.sv(150) " "Inferred latch for \"next_state\[12\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610385 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[13\] compute_output.sv(150) " "Inferred latch for \"next_state\[13\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610385 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[14\] compute_output.sv(150) " "Inferred latch for \"next_state\[14\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610386 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[15\] compute_output.sv(150) " "Inferred latch for \"next_state\[15\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610386 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[16\] compute_output.sv(150) " "Inferred latch for \"next_state\[16\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610386 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[17\] compute_output.sv(150) " "Inferred latch for \"next_state\[17\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610386 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[18\] compute_output.sv(150) " "Inferred latch for \"next_state\[18\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610386 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[19\] compute_output.sv(150) " "Inferred latch for \"next_state\[19\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610387 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[20\] compute_output.sv(150) " "Inferred latch for \"next_state\[20\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610387 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[21\] compute_output.sv(150) " "Inferred latch for \"next_state\[21\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610387 "|ksa|compute_output:task_2b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[22\] compute_output.sv(150) " "Inferred latch for \"next_state\[22\]\" at compute_output.sv(150)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610387 "|ksa|compute_output:task_2b"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[7\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[7\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610396 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "compute_output.sv(282) " "Constant driver at compute_output.sv(282)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 282 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1615765610397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[6\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[6\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610397 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[5\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[5\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610398 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[4\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[4\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610400 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[3\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[3\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610401 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[2\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[2\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610401 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[1\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[1\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610402 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "i\[0\] compute_output.sv(276) " "Can't resolve multiple constant drivers for net \"i\[0\]\" at compute_output.sv(276)" {  } { { "compute_output.sv" "" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/compute_output.sv" 276 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615765610402 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "compute_output:task_2b " "Can't elaborate user hierarchy \"compute_output:task_2b\"" {  } { { "ksa.sv" "task_2b" { Text "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/ksa.sv" 66 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615765610413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/pedri/OneDrive/햞ea de Trabalho/Lab4/RC4/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1615765610633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615765611070 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 14 20:46:51 2021 " "Processing ended: Sun Mar 14 20:46:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615765611070 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615765611070 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615765611070 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615765611070 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 11 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615765612002 ""}
