\hypertarget{group___r_c_c___h_s_i___config}{}\doxysection{RCC HSI Config}
\label{group___r_c_c___h_s_i___config}\index{RCC HSI Config@{RCC HSI Config}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\+\_\+\+HSI\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\+\_\+\+HSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga47ea1a7697d9e3f7eda06b45bc7f4db6}{RCC\+\_\+\+HSI\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga38a54d39b6808f476a0a81b47a4f50f8}{RCC\+\_\+\+HSI\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga3280982afa72662f07301844a8272d1e}{RCC\+\_\+\+HSI\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2004eb0292646109b952f098d6f4e96}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga06315b229d36c98402286f0b48f85d99}{RCC\+\_\+\+HSI\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT}}~(0x40U)         /$\ast$ Default HSI calibration trimming value for \mbox{\hyperlink{group___library__configuration__section_ga3cee03fca286b4756b2df120eaeef227}{STM32\+H7}} rev.\+V and above. (0x20 value for rev.\+Y handled within \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}} macro ) $\ast$/
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga47ea1a7697d9e3f7eda06b45bc7f4db6}\label{group___r_c_c___h_s_i___config_ga47ea1a7697d9e3f7eda06b45bc7f4db6}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSI\_DIV1@{RCC\_HSI\_DIV1}}
\index{RCC\_HSI\_DIV1@{RCC\_HSI\_DIV1}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSI\_DIV1}{RCC\_HSI\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})}

HSI\+\_\+\+DIV1 clock activation 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga38a54d39b6808f476a0a81b47a4f50f8}\label{group___r_c_c___h_s_i___config_ga38a54d39b6808f476a0a81b47a4f50f8}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSI\_DIV2@{RCC\_HSI\_DIV2}}
\index{RCC\_HSI\_DIV2@{RCC\_HSI\_DIV2}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSI\_DIV2}{RCC\_HSI\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})}

HSI\+\_\+\+DIV2 clock activation 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga3280982afa72662f07301844a8272d1e}\label{group___r_c_c___h_s_i___config_ga3280982afa72662f07301844a8272d1e}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSI\_DIV4@{RCC\_HSI\_DIV4}}
\index{RCC\_HSI\_DIV4@{RCC\_HSI\_DIV4}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSI\_DIV4}{RCC\_HSI\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2004eb0292646109b952f098d6f4e96}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})}

HSI\+\_\+\+DIV4 clock activation 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga06315b229d36c98402286f0b48f85d99}\label{group___r_c_c___h_s_i___config_ga06315b229d36c98402286f0b48f85d99}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSI\_DIV8@{RCC\_HSI\_DIV8}}
\index{RCC\_HSI\_DIV8@{RCC\_HSI\_DIV8}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSI\_DIV8}{RCC\_HSI\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+DIV8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})}

HSI\+\_\+\+DIV8 clock activation 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}\label{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSI\_OFF@{RCC\_HSI\_OFF}}
\index{RCC\_HSI\_OFF@{RCC\_HSI\_OFF}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSI\_OFF}{RCC\_HSI\_OFF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+OFF~(0x00000000U)}

HSI clock deactivation 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}\label{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSI\_ON@{RCC\_HSI\_ON}}
\index{RCC\_HSI\_ON@{RCC\_HSI\_ON}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSI\_ON}{RCC\_HSI\_ON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSI\+\_\+\+ON~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}}

HSI clock activation 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00206}{206}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}\label{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}} 
\index{RCC HSI Config@{RCC HSI Config}!RCC\_HSICALIBRATION\_DEFAULT@{RCC\_HSICALIBRATION\_DEFAULT}}
\index{RCC\_HSICALIBRATION\_DEFAULT@{RCC\_HSICALIBRATION\_DEFAULT}!RCC HSI Config@{RCC HSI Config}}
\doxysubsubsection{\texorpdfstring{RCC\_HSICALIBRATION\_DEFAULT}{RCC\_HSICALIBRATION\_DEFAULT}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT~(0x40U)         /$\ast$ Default HSI calibration trimming value for \mbox{\hyperlink{group___library__configuration__section_ga3cee03fca286b4756b2df120eaeef227}{STM32\+H7}} rev.\+V and above. (0x20 value for rev.\+Y handled within \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}} macro ) $\ast$/}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00214}{214}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

