Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  8 20:19:41 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   671 |
|    Minimum number of control sets                        |   671 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2778 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   671 |
| >= 0 to < 4        |   162 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   482 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              56 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           14175 |         6905 |
| Yes          | No                    | Yes                    |             375 |          127 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[11][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[41][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[89][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[90][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[96][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[86][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[63][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  i_reg_reg[2]_i_2_n_0    |                                                              | reset_IBUF       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[102][4]_i_1_n_0         |                  |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[123][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[105][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[117][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[104][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[107][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[109][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[0][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[113][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[108][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[103][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[114][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[111][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[101][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[115][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[15][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[110][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[112][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[100][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[119][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[116][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[121][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[118][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[122][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[10][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[120][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[106][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[132][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[137][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[146][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[136][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[14][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[152][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[154][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[156][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[157][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[158][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[159][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  tick_BUFG               |                                                              | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[153][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[17][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[150][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[16][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[134][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[147][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[13][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[135][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[125][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[133][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[131][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[128][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[127][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[142][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[144][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[145][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[151][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[155][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[140][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[18][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[129][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[130][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[149][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[126][4]_i_1_n_0         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[138][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[139][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[143][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[141][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[12][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[148][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[124][4]_i_1_n_0         |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[33][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[46][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[30][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[19][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[2][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[53][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[47][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[52][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[54][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[27][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[26][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[57][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[58][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[5][4]_i_1_n_0           |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[60][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[3][4]_i_1_n_0           |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[43][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[45][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[23][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[51][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[29][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[1][4]_i_1_n_0           |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[4][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[42][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[38][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[20][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[24][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[39][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[49][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[55][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[37][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[56][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[59][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[61][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[21][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[28][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[22][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[31][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[32][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[25][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[34][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[35][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[36][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[40][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[44][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[50][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[48][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[70][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[67][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[80][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[81][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[82][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[88][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[69][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[95][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[97][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[77][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[84][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[83][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[93][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[7][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[6][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[99][4]_i_1_n_0          |                  |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[9][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[64][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[79][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[85][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[65][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[8][4]_i_1_n_0           |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[92][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[71][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[66][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[94][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[78][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[98][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[91][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[73][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[75][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[87][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[68][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[62][4]_i_1_n_0          |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[74][4]_i_1_n_0          |                  |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[72][4]_i_1_n_0          |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/temp_mem[76][4]_i_1_n_0          |                  |                3 |              3 |         1.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/state[3]_i_1__0_n_0                      | reset_IBUF       |                1 |              4 |         4.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/state[3]_i_1_n_0                         | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/counter_reg[6]_i_1_n_0                   | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/stop_counter_reg[6]_i_1_n_0              | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/counter_reg[6]_i_1__0_n_0                | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/stop_counter_reg[6]_i_1__0_n_0           | reset_IBUF       |                2 |              7 |         3.50 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/ip_addr_reg[7]_i_1__0_n_0                | reset_IBUF       |                1 |              7 |         7.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/ip_addr_reg[7]_i_1_n_0                   | reset_IBUF       |                2 |              7 |         3.50 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0                 | reset_IBUF       |                5 |              8 |         1.60 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0            | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/data_reg[7]_i_1__0_n_0                   | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/reg_addr_reg[7]_i_1__0_n_0               | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/rom_addr_reg[0]_i_1__0_n_0               | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0                | reset_IBUF       |                7 |              8 |         1.14 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/rom_addr_reg[0]_i_1_n_0                  | reset_IBUF       |                2 |              8 |         4.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/data_reg[7]_i_1_n_0                      | reset_IBUF       |                2 |              8 |         4.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/reg_addr_reg[7]_i_1_n_0                  | reset_IBUF       |                1 |              8 |         8.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/v_counter_reg0                          | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[4]                            | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[15]                           | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG           |                                                              | reset_IBUF       |                4 |             10 |         2.50 |
|  U_clk_gene/inst/vga_clk |                                                              | reset_IBUF       |                2 |             10 |         5.00 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0        | reset_IBUF       |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/o_clk                                    | reset_IBUF       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/o_clk                                    | reset_IBUF       |                3 |             12 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG  |                                                              | reset_IBUF       |                6 |             15 |         2.50 |
|  ov7670_pclk1_IBUF_BUFG  |                                                              | reset_IBUF       |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][72][13]_i_2_1[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][53][13]_i_2_0[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][55][13]_i_2_1[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][41][13]_i_2_0[0]   |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][42][13]_i_2_1[0]   |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][49][13]_i_2_1[0]   |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][50][13]_i_2_1[0]   |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][72][13]_i_2_0[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][37][13]_i_2_0[0]   |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][57][13]_i_2_1[0]   |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][17][13]_i_2_0[0]   |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][42][13]_i_2_0[0]   |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][35][13]_i_2_1[0]   |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][36][13]_i_2_0[0]   |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][46][13]_i_2_1[0]   |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][52][13]_i_2_1[0]   |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][154][13]_i_2_0[0]  |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][34][13]_i_2_0[0]   |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_3_1[0]    |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][35][13]_i_2_0[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][46][13]_i_2_0[0]   |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_0[0]   |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_1[0]   |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][86][13]_i_2_0[0]   |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][86][13]_i_2_1[0]   |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][37][13]_i_2_1[0]   |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][78][13]_i_2_0[0]   |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][87][13]_i_2_0[0]   |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][152][13]_i_2_1[0]  |                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][40][13]_i_2_0[0]   |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][52][13]_i_2_0[0]   |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][57][13]_i_2_0[0]   |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][154][13]_i_2_1[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][34][13]_i_2_1[0]   |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][88][13]_i_2_1[0]   |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][40][13]_i_2_1[0]   |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][53][13]_i_2_1[0]   |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][55][13]_i_2_0[0]   |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][85][13]_i_2_0[0]   |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][49][13]_i_2_0[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][17][13]_i_2_1[0]   |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][60][13]_i_2_1[0]   |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][85][13]_i_2_1[0]   |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][90][13]_i_2_0[0]   |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][90][13]_i_2_1[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][93][13]_i_2_0[0]   |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][93][13]_i_2_1[0]   |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][78][13]_i_2_1[0]   |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][94][13]_i_2_0[0]   |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][41][13]_i_2_1[0]   |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][87][13]_i_2_1[0]   |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][94][13]_i_2_1[0]   |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_124[0]      |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_117[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]        |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_102[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_145[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_147[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_148[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_113[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_132[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_129[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_103[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_127[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_149[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_120[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_146[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_104[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_105[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_116[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_150[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_126[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_101[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_107[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_100[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_111[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_125[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_106[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_109[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_115[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_118[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_110[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_122[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_130[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_134[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_135[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_137[0]      |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_133[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_114[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_128[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_119[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_139[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]          |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_123[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_131[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_108[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_112[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_136[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_140[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_141[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_142[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_143[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_144[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_138[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_121[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]        |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]        |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_175[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_205[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_177[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_202[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_204[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_161[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_206[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_208[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_194[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_172[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_198[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_186[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_167[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_195[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_193[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_207[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_162[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_166[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_156[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_171[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_182[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_176[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_197[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_201[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_160[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_152[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_158[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_184[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_180[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_169[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_181[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_4[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_170[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_151[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_189[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_191[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_203[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_173[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_196[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_187[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_174[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_200[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_157[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_153[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_199[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_165[0]      |                  |               22 |             28 |         1.27 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_155[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_178[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_164[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_154[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_179[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_163[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_183[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_168[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_188[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_159[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_190[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_192[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_219[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_230[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_231[0]      |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]       |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_214[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_210[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_217[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_216[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_221[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_236[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_227[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_222[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_220[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_238[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]       |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]       |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_212[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_224[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_211[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_234[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]        |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_218[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_237[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_235[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]        |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]       |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_229[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_223[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_225[0]      |                  |                5 |             28 |         5.60 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_232[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_213[0]      |                  |               22 |             28 |         1.27 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_233[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_215[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_226[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]        |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_228[0]      |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_209[0]      |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]       |                  |               21 |             28 |         1.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]        |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_94[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]        |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]        |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_88[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_96[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]       |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_93[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]        |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_92[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_99[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]       |                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_87[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_90[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_95[0]       |                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_91[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_97[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]       |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_98[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_89[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/E[0]                        |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_12[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_14[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_7[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_12[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_8[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_9[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_10[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_11[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_13[0]      |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_15[0]      |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_4[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_10[0]      |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_2[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_3[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_17[0]      |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_5[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_6[0]       |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_12[0]      |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_16[0]      |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_3[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_4[0]       |                  |               22 |             28 |         1.27 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_1[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_5[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_8[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_0[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_11[0]      |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_3[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_13[0]      |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_1[0]       |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_14[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_5[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_7[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_6[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_18[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_9[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_7[0]       |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_9[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_10[0]      |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_6[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_4[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_2[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_8[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_27[0] |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_23[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_28[0] |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]       |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_30[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_3[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_42[0] |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_2[0]  |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_6[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_33[0] |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_45[0] |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_4[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_12[0] |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_2[0]       |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_17[0] |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_1[0]       |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_19[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_22[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_26[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_5[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_11[0] |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_13[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_31[0] |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_34[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_10[0] |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_32[0] |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_15[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_18[0] |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]       |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_9[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_21[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_35[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_40[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_43[0] |                  |               21 |             28 |         1.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_2[0]       |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_0[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_44[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_20[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_46[0] |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_4[0]       |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_37[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_16[0] |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_3[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]       |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_38[0] |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_39[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_47[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]       |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_2[0]       |                  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_14[0] |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_41[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_48[0] |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_49[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_5[0]  |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_29[0] |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_185[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_15[0]      |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_24[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_36[0] |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_5[0]       |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_1[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_25[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][140][13]_i_2_1[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][103][13]_i_2_1[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][143][13]_i_2_1[0]  |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][142][13]_i_2_1[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][143][13]_i_2_0[0]  |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][144][13]_i_2_0[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][116][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_6[0]  |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][117][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_54[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][144][13]_i_2_1[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][123][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][149][13]_i_2_0[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][113][13]_i_2_1[0]  |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][149][13]_i_2_1[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][142][13]_i_2_0[0]  |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][116][13]_i_2_0[0]  |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][150][13]_i_2_0[0]  |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][109][13]_i_2_1[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][150][13]_i_2_1[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_52[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_9[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][123][13]_i_2_0[0]  |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_56[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][119][13]_i_2_0[0]  |                  |               20 |             28 |         1.40 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][115][13]_i_2_1[0]  |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][117][13]_i_2_0[0]  |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][109][13]_i_2_0[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][10][13]_i_2_0[0]   |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][119][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_55[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_8[0]  |                  |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][124][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_51[0] |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][126][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][127][13]_i_2_1[0]  |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][128][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][131][13]_i_2_0[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][134][13]_i_2_1[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_7[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][112][13]_i_2_0[0]  |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_53[0] |                  |               18 |             28 |         1.56 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][122][13]_i_2_1[0]  |                  |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][113][13]_i_2_0[0]  |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][130][13]_i_2_0[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][115][13]_i_2_0[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_57[0] |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][124][13]_i_2_0[0]  |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][125][13]_i_2_0[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][10][13]_i_2_1[0]   |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][127][13]_i_2_0[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][126][13]_i_2_0[0]  |                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][134][13]_i_2_0[0]  |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][137][13]_i_2_0[0]  |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][125][13]_i_2_1[0]  |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][130][13]_i_2_1[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][137][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][112][13]_i_2_1[0]  |                  |               21 |             28 |         1.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_L[0][142][13]_i_2_50[0] |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][103][13]_i_2_0[0]  |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][122][13]_i_2_0[0]  |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][128][13]_i_2_0[0]  |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][131][13]_i_2_1[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][140][13]_i_2_0[0]  |                  |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][97][13]_i_2_0[0]   |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][97][13]_i_2_1[0]   |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][88][13]_i_2_0[0]   |                  |               16 |             28 |         1.75 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][45][13]_i_2_0[0]   |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][45][13]_i_2_1[0]   |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][5][13]_i_3_0[0]    |                  |               19 |             28 |         1.47 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][60][13]_i_2_0[0]   |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][152][13]_i_2_0[0]  |                  |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2_0[0]   |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][36][13]_i_2_1[0]   |                  |               12 |             28 |         2.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][50][13]_i_2_0[0]   |                  |               17 |             28 |         1.65 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/mem_R[2][64][13]_i_2_1[0]   |                  |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/state_reg                        | reset_IBUF       |               73 |            195 |         2.67 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window_3x3/depth_reg[4]_i_1_n_0             |                  |               83 |            255 |         3.07 |
+--------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+


