{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520603957986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520603957993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 14:59:17 2018 " "Processing started: Fri Mar 09 14:59:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520603957993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603957993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Max1000_nios_lab -c Max1000_nios_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Max1000_nios_lab -c Max1000_nios_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603957993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520603958603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520603958603 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_sys.qsys " "Elaborating Platform Designer system entity \"nios_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520603970782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:35 Progress: Loading MAX1000_nios_lab/nios_sys.qsys " "2018.03.09.14:59:35 Progress: Loading MAX1000_nios_lab/nios_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603975937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:36 Progress: Reading input file " "2018.03.09.14:59:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603976819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:37 Progress: Adding clk12mhz \[clock_source 17.1\] " "2018.03.09.14:59:37 Progress: Adding clk12mhz \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603977013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:38 Progress: Parameterizing module clk12mhz " "2018.03.09.14:59:38 Progress: Parameterizing module clk12mhz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603978607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\] " "2018.03.09.14:59:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603978614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:38 Progress: Parameterizing module jtag_uart " "2018.03.09.14:59:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603978861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:38 Progress: Adding nios \[altera_nios2_gen2 17.1\] " "2018.03.09.14:59:38 Progress: Adding nios \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603978868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Parameterizing module nios " "2018.03.09.14:59:39 Progress: Parameterizing module nios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\] " "2018.03.09.14:59:39 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Parameterizing module onchip_ram " "2018.03.09.14:59:39 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Adding pio_leds \[altera_avalon_pio 17.1\] " "2018.03.09.14:59:39 Progress: Adding pio_leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Parameterizing module pio_leds " "2018.03.09.14:59:39 Progress: Parameterizing module pio_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Adding pio_lis3dh \[altera_avalon_pio 17.1\] " "2018.03.09.14:59:39 Progress: Adding pio_lis3dh \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Parameterizing module pio_lis3dh " "2018.03.09.14:59:39 Progress: Parameterizing module pio_lis3dh" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:39 Progress: Adding pll \[altpll 17.1\] " "2018.03.09.14:59:39 Progress: Adding pll \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603979399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Parameterizing module pll " "2018.03.09.14:59:40 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Adding spi_lis3dh \[altera_avalon_spi 17.1\] " "2018.03.09.14:59:40 Progress: Adding spi_lis3dh \[altera_avalon_spi 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Parameterizing module spi_lis3dh " "2018.03.09.14:59:40 Progress: Parameterizing module spi_lis3dh" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.1\] " "2018.03.09.14:59:40 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Parameterizing module sys_id " "2018.03.09.14:59:40 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Building connections " "2018.03.09.14:59:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Parameterizing connections " "2018.03.09.14:59:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:40 Progress: Validating " "2018.03.09.14:59:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603980466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.03.09.14:59:42 Progress: Done reading input file " "2018.03.09.14:59:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603982084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603983428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sys.pio_lis3dh: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_sys.pio_lis3dh: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603983431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sys.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_sys.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603983432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sys.sys_id: Time stamp will be automatically updated when this component is generated. " "Nios_sys.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603983432 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_sys.pio_lis3dh: pio_lis3dh.external_connection must be exported, or connected to a matching conduit. " "Nios_sys.pio_lis3dh: pio_lis3dh.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603983444 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_sys.sys_id: sys_id.control_slave must be connected to an Avalon-MM master " "Nios_sys.sys_id: sys_id.control_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603983445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sys: Generating nios_sys \"nios_sys\" for QUARTUS_SYNTH " "Nios_sys: Generating nios_sys \"nios_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603984544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603987983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603988010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_sys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603991603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sys_jtag_uart --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0002_jtag_uart_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0002_jtag_uart_gen//nios_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sys_jtag_uart --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0002_jtag_uart_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0002_jtag_uart_gen//nios_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603991603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_sys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: \"nios_sys\" instantiated altera_nios2_gen2 \"nios\" " "Nios: \"nios_sys\" instantiated altera_nios2_gen2 \"nios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Starting RTL generation for module 'nios_sys_onchip_ram' " "Onchip_ram: Starting RTL generation for module 'nios_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sys_onchip_ram --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0003_onchip_ram_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0003_onchip_ram_gen//nios_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \] " "Onchip_ram:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sys_onchip_ram --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0003_onchip_ram_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0003_onchip_ram_gen//nios_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: Done RTL generation for module 'nios_sys_onchip_ram' " "Onchip_ram: Done RTL generation for module 'nios_sys_onchip_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_ram: \"nios_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\" " "Onchip_ram: \"nios_sys\" instantiated altera_avalon_onchip_memory2 \"onchip_ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: Starting RTL generation for module 'nios_sys_pio_leds' " "Pio_leds: Starting RTL generation for module 'nios_sys_pio_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_pio_leds --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0004_pio_leds_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0004_pio_leds_gen//nios_sys_pio_leds_component_configuration.pl  --do_build_sim=0  \] " "Pio_leds:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_pio_leds --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0004_pio_leds_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0004_pio_leds_gen//nios_sys_pio_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603992896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: Done RTL generation for module 'nios_sys_pio_leds' " "Pio_leds: Done RTL generation for module 'nios_sys_pio_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603993130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_leds: \"nios_sys\" instantiated altera_avalon_pio \"pio_leds\" " "Pio_leds: \"nios_sys\" instantiated altera_avalon_pio \"pio_leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603993134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_lis3dh: Starting RTL generation for module 'nios_sys_pio_lis3dh' " "Pio_lis3dh: Starting RTL generation for module 'nios_sys_pio_lis3dh'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603993145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_lis3dh:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_pio_lis3dh --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0005_pio_lis3dh_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0005_pio_lis3dh_gen//nios_sys_pio_lis3dh_component_configuration.pl  --do_build_sim=0  \] " "Pio_lis3dh:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sys_pio_lis3dh --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0005_pio_lis3dh_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0005_pio_lis3dh_gen//nios_sys_pio_lis3dh_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603993145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_lis3dh: Done RTL generation for module 'nios_sys_pio_lis3dh' " "Pio_lis3dh: Done RTL generation for module 'nios_sys_pio_lis3dh'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603993404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_lis3dh: \"nios_sys\" instantiated altera_avalon_pio \"pio_lis3dh\" " "Pio_lis3dh: \"nios_sys\" instantiated altera_avalon_pio \"pio_lis3dh\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603993408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"nios_sys\" instantiated altpll \"pll\" " "Pll: \"nios_sys\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603994476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_lis3dh: Starting RTL generation for module 'nios_sys_spi_lis3dh' " "Spi_lis3dh: Starting RTL generation for module 'nios_sys_spi_lis3dh'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603994485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_lis3dh:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_sys_spi_lis3dh --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0008_spi_lis3dh_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0008_spi_lis3dh_gen//nios_sys_spi_lis3dh_component_configuration.pl  --do_build_sim=0  \] " "Spi_lis3dh:   Generation command is \[exec D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/programmen/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=nios_sys_spi_lis3dh --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0008_spi_lis3dh_gen/ --quartus_dir=D:/programmen/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0008_spi_lis3dh_gen//nios_sys_spi_lis3dh_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603994486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_lis3dh: Done RTL generation for module 'nios_sys_spi_lis3dh' " "Spi_lis3dh: Done RTL generation for module 'nios_sys_spi_lis3dh'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603994823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_lis3dh: \"nios_sys\" instantiated altera_avalon_spi \"spi_lis3dh\" " "Spi_lis3dh: \"nios_sys\" instantiated altera_avalon_spi \"spi_lis3dh\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603994826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"nios_sys\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"nios_sys\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603994834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603997775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603998054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603998286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603998522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603998754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603998983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520603999220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604001249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604001261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604001267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_sys_nios_cpu' " "Cpu: Starting RTL generation for module 'nios_sys_nios_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604001287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Programmen/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I D:/Programmen/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sys_nios_cpu --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0012_cpu_gen/ --quartus_bindir=D:/Programmen/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0012_cpu_gen//nios_sys_nios_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Programmen/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I D:/Programmen/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/programmen/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programmen/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sys_nios_cpu --dir=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0012_cpu_gen/ --quartus_bindir=D:/Programmen/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/franc/AppData/Local/Temp/alt7599_3836121471320863121.dir/0012_cpu_gen//nios_sys_nios_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604001288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:01 (*) Starting Nios II generation " "Cpu: # 2018.03.09 15:00:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:01 (*)   Checking for plaintext license. " "Cpu: # 2018.03.09 15:00:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   Couldn't query license setup in Quartus directory D:/Programmen/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2018.03.09 15:00:02 (*)   Couldn't query license setup in Quartus directory D:/Programmen/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.03.09 15:00:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.03.09 15:00:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   Plaintext license not found. " "Cpu: # 2018.03.09 15:00:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.03.09 15:00:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.03.09 15:00:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:02 (*)   Creating all objects for CPU " "Cpu: # 2018.03.09 15:00:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:03 (*)   Generating RTL from CPU objects " "Cpu: # 2018.03.09 15:00:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:03 (*)   Creating plain-text RTL " "Cpu: # 2018.03.09 15:00:03 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.03.09 15:00:04 (*) Done Nios II generation " "Cpu: # 2018.03.09 15:00:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_sys_nios_cpu' " "Cpu: Done RTL generation for module 'nios_sys_nios_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_data_master_translator\" " "Nios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_data_master_agent\" " "Nios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604004807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604005193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604005200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sys: Done \"nios_sys\" with 33 modules, 50 files " "Nios_sys: Done \"nios_sys\" with 33 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604005201 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_sys.qsys " "Finished elaborating Platform Designer system entity \"nios_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520604006400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/nios_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sys-rtl " "Found design unit 1: nios_sys-rtl" {  } { { "nios_sys/synthesis/nios_sys.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007093 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sys " "Found entity 1: nios_sys" {  } { { "nios_sys/synthesis/nios_sys.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/nios_sys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sys_rst_controller-rtl " "Found design unit 1: nios_sys_rst_controller-rtl" {  } { { "nios_sys/synthesis/nios_sys_rst_controller.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007096 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_rst_controller " "Found entity 1: nios_sys_rst_controller" {  } { { "nios_sys/synthesis/nios_sys_rst_controller.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/nios_sys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sys_rst_controller_001-rtl " "Found design unit 1: nios_sys_rst_controller_001-rtl" {  } { { "nios_sys/synthesis/nios_sys_rst_controller_001.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007098 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_rst_controller_001 " "Found entity 1: nios_sys_rst_controller_001" {  } { { "nios_sys/synthesis/nios_sys_rst_controller_001.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_irq_mapper " "Found entity 1: nios_sys_irq_mapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0 " "Found entity 1: nios_sys_mm_interconnect_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007136 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_002" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_003_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007155 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_003 " "Found entity 2: nios_sys_mm_interconnect_0_router_003" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007158 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_002 " "Found entity 2: nios_sys_mm_interconnect_0_router_002" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007161 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_001 " "Found entity 2: nios_sys_mm_interconnect_0_router_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1520604007163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007164 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router " "Found entity 2: nios_sys_mm_interconnect_0_router" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_sys_id " "Found entity 1: nios_sys_sys_id" {  } { { "nios_sys/synthesis/submodules/nios_sys_sys_id.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_spi_lis3dh " "Found entity 1: nios_sys_spi_lis3dh" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_sys/synthesis/submodules/nios_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pll_dffpipe_l2c " "Found entity 1: nios_sys_pll_dffpipe_l2c" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007194 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_pll_stdsync_sv6 " "Found entity 2: nios_sys_pll_stdsync_sv6" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007194 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_pll_altpll_es22 " "Found entity 3: nios_sys_pll_altpll_es22" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007194 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_pll " "Found entity 4: nios_sys_pll" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pll.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_lis3dh " "Found entity 1: nios_sys_pio_lis3dh" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_leds " "Found entity 1: nios_sys_pio_leds" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_leds.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_onchip_ram " "Found entity 1: nios_sys_onchip_ram" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios " "Found entity 1: nios_sys_nios" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_register_bank_a_module " "Found entity 1: nios_sys_nios_cpu_register_bank_a_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_nios_cpu_register_bank_b_module " "Found entity 2: nios_sys_nios_cpu_register_bank_b_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_nios_cpu_nios2_oci_debug " "Found entity 3: nios_sys_nios_cpu_nios2_oci_debug" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_nios_cpu_nios2_oci_break " "Found entity 4: nios_sys_nios_cpu_nios2_oci_break" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_nios_cpu_nios2_oci_xbrk " "Found entity 5: nios_sys_nios_cpu_nios2_oci_xbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sys_nios_cpu_nios2_oci_dbrk " "Found entity 6: nios_sys_nios_cpu_nios2_oci_dbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sys_nios_cpu_nios2_oci_itrace " "Found entity 7: nios_sys_nios_cpu_nios2_oci_itrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sys_nios_cpu_nios2_oci_td_mode " "Found entity 8: nios_sys_nios_cpu_nios2_oci_td_mode" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sys_nios_cpu_nios2_oci_dtrace " "Found entity 9: nios_sys_nios_cpu_nios2_oci_dtrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sys_nios_cpu_nios2_oci_fifo " "Found entity 13: nios_sys_nios_cpu_nios2_oci_fifo" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sys_nios_cpu_nios2_oci_pib " "Found entity 14: nios_sys_nios_cpu_nios2_oci_pib" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sys_nios_cpu_nios2_oci_im " "Found entity 15: nios_sys_nios_cpu_nios2_oci_im" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sys_nios_cpu_nios2_performance_monitors " "Found entity 16: nios_sys_nios_cpu_nios2_performance_monitors" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sys_nios_cpu_nios2_avalon_reg " "Found entity 17: nios_sys_nios_cpu_nios2_avalon_reg" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sys_nios_cpu_ociram_sp_ram_module " "Found entity 18: nios_sys_nios_cpu_ociram_sp_ram_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sys_nios_cpu_nios2_ocimem " "Found entity 19: nios_sys_nios_cpu_nios2_ocimem" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sys_nios_cpu_nios2_oci " "Found entity 20: nios_sys_nios_cpu_nios2_oci" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sys_nios_cpu " "Found entity 21: nios_sys_nios_cpu" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_sysclk " "Found entity 1: nios_sys_nios_cpu_debug_slave_sysclk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_tck " "Found entity 1: nios_sys_nios_cpu_debug_slave_tck" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_wrapper " "Found entity 1: nios_sys_nios_cpu_debug_slave_wrapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_test_bench " "Found entity 1: nios_sys_nios_cpu_test_bench" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_jtag_uart_sim_scfifo_w " "Found entity 1: nios_sys_jtag_uart_sim_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007244 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_jtag_uart_scfifo_w " "Found entity 2: nios_sys_jtag_uart_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007244 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_jtag_uart_sim_scfifo_r " "Found entity 3: nios_sys_jtag_uart_sim_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007244 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_jtag_uart_scfifo_r " "Found entity 4: nios_sys_jtag_uart_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007244 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_jtag_uart " "Found entity 5: nios_sys_jtag_uart" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_GEN-content " "Found design unit 1: RESET_GEN-content" {  } { { "RESET_GEN.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/RESET_GEN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007245 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_GEN " "Found entity 1: RESET_GEN" {  } { { "RESET_GEN.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/RESET_GEN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_lab_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_lab_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_lab_top-rtl " "Found design unit 1: nios_lab_top-rtl" {  } { { "nios_lab_top.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_lab_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007247 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_lab_top " "Found entity 1: nios_lab_top" {  } { { "nios_lab_top.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_lab_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520604007247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007247 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "nios_sys nios_sys " "Can't compile duplicate declarations of entity \"nios_sys\" into library \"nios_sys\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "nios_sys nios_sys/synthesis/nios_sys.vhd nios_sys " "Instance could be entity \"nios_sys\" in file nios_sys/synthesis/nios_sys.vhd compiled in library nios_sys" {  } { { "nios_sys/synthesis/nios_sys.vhd" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/nios_sys.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1520604007251 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "nios_sys d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/nios_sys.v nios_sys " "Instance could be entity \"nios_sys\" in file d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/nios_sys.v compiled in library nios_sys" {  } { { "db/ip/nios_sys/nios_sys.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/nios_sys.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1520604007251 ""}  } { { "db/ip/nios_sys/nios_sys.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/nios_sys.v" 6 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520604007251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/nios_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_sys/nios_sys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007251 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_sc_fifo.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007252 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_st_clock_crosser.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_st_handshake_clock_crosser.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007255 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_st_pipeline_base.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007258 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_burst_uncompressor.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007260 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_master_agent.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007262 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_master_translator.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_slave_agent.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_slave_translator.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_reset_controller.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_reset_controller.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_reset_synchronizer.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007270 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_std_synchronizer_nocut.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007271 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_irq_mapper.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007272 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_jtag_uart.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_jtag_uart.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007274 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007278 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007279 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007286 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007288 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_001.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007290 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_002.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007291 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_003.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007293 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007295 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007297 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007301 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007302 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_nios_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_nios_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007307 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007310 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_tck.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007312 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007313 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_test_bench.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_nios_cpu_test_bench.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_nios_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_nios_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007314 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_onchip_ram.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_onchip_ram.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_onchip_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_onchip_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007317 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_pio_leds.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pio_leds.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_pio_leds.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pio_leds.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_pio_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_pio_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007318 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_pio_lis3dh.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_pio_lis3dh.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_pio_lis3dh.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_pio_lis3dh.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007319 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_pll.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pll.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_pll.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007321 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_spi_lis3dh.v D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v " "File \"d:/programmen/intelfpga_lite/17.1/projekte/max1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_spi_lis3dh.v\" is a duplicate of already analyzed file \"D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1520604007322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_spi_lis3dh.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_spi_lis3dh.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007322 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_sys_sys_id nios_sys_sys_id.v(34) " "Verilog HDL error at nios_sys_sys_id.v(34): module \"nios_sys_sys_id\" cannot be declared more than once" {  } { { "db/ip/nios_sys/submodules/nios_sys_sys_id.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/db/ip/nios_sys/submodules/nios_sys_sys_id.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1520604007324 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_sys_sys_id nios_sys_sys_id.v(34) " "HDL info at nios_sys_sys_id.v(34): see declaration for object \"nios_sys_sys_id\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_sys_id.v" "" { Text "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/nios_sys/synthesis/submodules/nios_sys_sys_id.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520604007324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sys/submodules/nios_sys_sys_id.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sys/submodules/nios_sys_sys_id.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/output_files/Max1000_nios_top.map.smsg " "Generated suppressed messages file D:/Programmen/intelFPGA_lite/17.1/Projekte/MAX1000_nios_lab/output_files/Max1000_nios_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520604007514 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 09 15:00:07 2018 " "Processing ended: Fri Mar 09 15:00:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520604007514 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520604007514 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520604007514 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604007514 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520604008179 ""}
