#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Aug 20 04:29:34 2025
# Process ID: 2400
# Current directory: C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/myproject/xsim_script.tcl}
# Log file: C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog\xsim.jou
# Running On        :LAPTOP-K63VGFQ9
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i7-10510U CPU @ 1.80GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8433 MB
# Swap memory       :21093 MB
# Total Virtual     :29527 MB
# Available Virtual :6025 MB
#-----------------------------------------------------------
source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/conv_2d_cl_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_U0/conv_2d_cl_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_U0/dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_U0/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_6_2_5_3_0_config5_s_fu_10822/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_6_2_5_3_0_config5_s_fu_10822_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_U0/relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/softmax_stable_ap_fixed_ap_fixed_6_2_5_3_0_softmax_config6_U0/softmax_stable_ap_fixed_ap_fixed_6_2_5_3_0_softmax_config6_U0_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
WARNING: Simulation object /apatb_myproject_top/AESL_inst_myproject/dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_U0/w5_address0 was not found in the design.
WARNING: Simulation object /apatb_myproject_top/AESL_inst_myproject/dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_U0/w5_q0 was not found in the design.
WARNING: Simulation object /apatb_myproject_top/AESL_inst_myproject/dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_U0/w5_ce0 was not found in the design.
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_9 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_8 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_7 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_6 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_5 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_4 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_3 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_2 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_1 -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer6_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer6_out_9 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer6_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer6_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/layer6_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1 -into $tb_return_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "7433000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 7462500 ps : File "C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 840
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 330.867 ; gain = 11.309
## quit
INFO: xsimkernel Simulation Memory Usage: 119348 KB (Peak: 119348 KB), Simulation CPU Usage: 18296 ms
INFO: [Common 17-206] Exiting xsim at Wed Aug 20 04:30:04 2025...
