{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1552485888984 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1552485889000 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1552485889000 ""}
{ "Info" "" "" "2019.03.13.10:05:10 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.03.13.10:05:10 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1552485910207 ""}
{ "Info" "" "" "2019.03.13.10:05:10 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.03.13.10:05:10 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1552485910222 ""}
{ "Info" "Computer_System_generation.rpt" "" "2019.03.13.10:05:32 Info: Saving generation log to C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Saving generation log to C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System" 0 0 "Shell" 0 -1 1552485932521 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1552485932521 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: qsys-generate \"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.03.13.10:05:32 Info: qsys-generate \"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1552485932521 ""}
{ "Info" "Computer_System.qsys" "" "2019.03.13.10:05:32 Info: Loading DE1_SoC_Computer_chopped_1_restored" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Loading DE1_SoC_Computer_chopped_1_restored" 0 0 "Shell" 0 -1 1552485932553 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Reading input file" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Reading input file" 0 0 "Shell" 0 -1 1552485932709 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Adding ADC \[altera_up_avalon_adc 18.0\]" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Adding ADC \[altera_up_avalon_adc 18.0\]" 0 0 "Shell" 0 -1 1552485932709 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Parameterizing module ADC" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Parameterizing module ADC" 0 0 "Shell" 0 -1 1552485932709 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1552485932709 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1552485932709 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1552485932725 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1552485932725 ""}
{ "Info" "" "" "2019.03.13.10:05:32 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:05:32 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552485932725 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1552485933131 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module LEDs" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552485933147 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1552485933568 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1552485933568 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Video_In_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1552485933568 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552485933568 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing module Video_In_Subsystem" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing module Video_In_Subsystem" 0 0 "Shell" 0 -1 1552485933834 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Building connections" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Building connections" 0 0 "Shell" 0 -1 1552485933834 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Parameterizing connections" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1552485933834 ""}
{ "Info" "" "" "2019.03.13.10:05:33 Info: Validating" {  } {  } 0 0 "2019.03.13.10:05:33 Info: Validating" 0 0 "Shell" 0 -1 1552485933834 ""}
{ "Info" "" "" "2019.03.13.10:05:40 Info: Done reading input file" {  } {  } 0 0 "2019.03.13.10:05:40 Info: Done reading input file" 0 0 "Shell" 0 -1 1552485940225 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.13.10:05:44 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Warning" "" "" "2019.03.13.10:05:44 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Warning" "" "" "2019.03.13.10:05:44 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Warning" "" "" "2019.03.13.10:05:44 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Warning" "" "" "2019.03.13.10:05:44 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Warning" "" "" "2019.03.13.10:05:44 Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552485944007 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Info" "" "" "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" {  } {  } 0 0 "2019.03.13.10:05:44 Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Warning" "" "" "2019.03.13.10:05:44 Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.03.13.10:05:44 Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1552485944023 ""}
{ "Info" "" "" "2019.03.13.10:05:45 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2019.03.13.10:05:45 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1552485945523 ""}
{ "Warning" "" "" "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1552485955456 ""}
{ "Warning" "" "" "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1552485955456 ""}
{ "Warning" "" "" "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1552485955456 ""}
{ "Warning" "" "" "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.13.10:05:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1552485955456 ""}
{ "Info" "" "" "2019.03.13.10:06:03 Info: ADC: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 0 "2019.03.13.10:06:03 Info: ADC: Starting Generation of ADC Controller for DE-series Board" 0 0 "Shell" 0 -1 1552485963090 ""}
{ "Info" "Computer_System_ADC.v" "" "2019.03.13.10:06:03 Info: ADC: C:/intelfpga/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0002_sopcgen" {  } {  } 0 0 "2019.03.13.10:06:03 Info: ADC: C:/intelfpga/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0002_sopcgen" 0 0 "Shell" 0 -1 1552485963090 ""}
{ "Info" "" "" "2019.03.13.10:06:05 Info: ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\"" {  } {  } 0 0 "2019.03.13.10:06:05 Info: ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\"" 0 0 "Shell" 0 -1 1552485965231 ""}
{ "Info" "" "" "2019.03.13.10:06:05 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2019.03.13.10:06:05 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1552485965247 ""}
{ "Info" "" "" "2019.03.13.10:06:05 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.13.10:06:05 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1552485965825 ""}
{ "Info" "" "" "2019.03.13.10:06:06 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.13.10:06:06 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1552485966200 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.13.10:06:06 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.03.13.10:06:06 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1552485966200 ""}
{ "Warning" "" "" "2019.03.13.10:06:06 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.13.10:06:06 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1552485966200 ""}
{ "Warning" "" "" "2019.03.13.10:06:06 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.13.10:06:06 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1552485966216 ""}
{ "Info" "" "" "2019.03.13.10:06:07 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2019.03.13.10:06:07 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1552485967622 ""}
{ "Info" "" "" "2019.03.13.10:06:07 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2019.03.13.10:06:07 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1552485967637 ""}
{ "Info" "" "" "2019.03.13.10:06:07 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2019.03.13.10:06:07 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1552485967684 ""}
{ "Info" "" "" "2019.03.13.10:06:08 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:06:08 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" 0 0 "Shell" 0 -1 1552485968713 ""}
{ "Info" "" "" "2019.03.13.10:06:08 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 0 "2019.03.13.10:06:08 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" 0 0 "Shell" 0 -1 1552485968729 ""}
{ "Info" "" "" "2019.03.13.10:06:08 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2019.03.13.10:06:08 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1552485968760 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:08 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0007_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0007_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0007_HEX3_HEX0_gen" {  } {  } 0 0 "2019.03.13.10:06:08 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0007_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0007_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0007_HEX3_HEX0_gen" 0 0 "Shell" 0 -1 1552485968760 ""}
{ "Info" "" "" "2019.03.13.10:06:08 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2019.03.13.10:06:08 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1552485968979 ""}
{ "Info" "" "" "2019.03.13.10:06:08 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2019.03.13.10:06:08 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1552485968994 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 0 "2019.03.13.10:06:09 Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" 0 0 "Shell" 0 -1 1552485969010 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:09 Info: HEX5_HEX4:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0008_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0008_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0008_HEX5_HEX4_gen" {  } {  } 0 0 "2019.03.13.10:06:09 Info: HEX5_HEX4:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0008_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0008_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0008_HEX5_HEX4_gen" 0 0 "Shell" 0 -1 1552485969010 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 0 "2019.03.13.10:06:09 Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" 0 0 "Shell" 0 -1 1552485969229 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 0 "2019.03.13.10:06:09 Info: HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" 0 0 "Shell" 0 -1 1552485969229 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 0 "2019.03.13.10:06:09 Info: JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" 0 0 "Shell" 0 -1 1552485969557 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2019.03.13.10:06:09 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1552485969573 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:09 Info: LEDs:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0009_LEDs_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0009_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0009_LEDs_gen" {  } {  } 0 0 "2019.03.13.10:06:09 Info: LEDs:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0009_LEDs_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0009_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0009_LEDs_gen" 0 0 "Shell" 0 -1 1552485969573 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2019.03.13.10:06:09 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1552485969776 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2019.03.13.10:06:09 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1552485969792 ""}
{ "Info" "" "" "2019.03.13.10:06:09 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2019.03.13.10:06:09 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1552485969807 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:09 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0010_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0010_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0010_Onchip_SRAM_gen" {  } {  } 0 0 "2019.03.13.10:06:09 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0010_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0010_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0010_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1552485969807 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1552485971042 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1552485971057 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1552485971073 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1552485971089 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:11 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0012_Pushbuttons_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0012_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0012_Pushbuttons_gen" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0012_Pushbuttons_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0012_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0012_Pushbuttons_gen" 0 0 "Shell" 0 -1 1552485971089 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1552485971339 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" 0 0 "Shell" 0 -1 1552485971339 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2019.03.13.10:06:11 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1552485971339 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:11 Info: SDRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0013_SDRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0013_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0013_SDRAM_gen" {  } {  } 0 0 "2019.03.13.10:06:11 Info: SDRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0013_SDRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0013_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0013_SDRAM_gen" 0 0 "Shell" 0 -1 1552485971339 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2019.03.13.10:06:11 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1552485971795 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2019.03.13.10:06:11 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1552485971795 ""}
{ "Info" "" "" "2019.03.13.10:06:11 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1552485971827 ""}
{ "Info" "  ]" "" "2019.03.13.10:06:11 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0014_Slider_Switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0014_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0014_Slider_Switches_gen" {  } {  } 0 0 "2019.03.13.10:06:11 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0014_Slider_Switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0014_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0014_Slider_Switches_gen" 0 0 "Shell" 0 -1 1552485971827 ""}
{ "Info" "" "" "2019.03.13.10:06:12 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2019.03.13.10:06:12 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1552485972030 ""}
{ "Info" "" "" "2019.03.13.10:06:12 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2019.03.13.10:06:12 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1552485972030 ""}
{ "Info" "" "" "2019.03.13.10:06:12 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2019.03.13.10:06:12 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1552485972714 ""}
{ "Info" "" "" "2019.03.13.10:06:13 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:06:13 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1552485973730 ""}
{ "Info" "" "" "2019.03.13.10:06:14 Info: Video_In_Subsystem: \"Computer_System\" instantiated Video_In_Subsystem \"Video_In_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:06:14 Info: Video_In_Subsystem: \"Computer_System\" instantiated Video_In_Subsystem \"Video_In_Subsystem\"" 0 0 "Shell" 0 -1 1552485974260 ""}
{ "Info" "" "" "2019.03.13.10:06:15 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.03.13.10:06:15 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1552485975325 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980089 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980245 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980417 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980557 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980714 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980854 ""}
{ "Info" "" "" "2019.03.13.10:06:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485980995 ""}
{ "Info" "" "" "2019.03.13.10:06:21 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:21 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485981151 ""}
{ "Info" "" "" "2019.03.13.10:06:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485981292 ""}
{ "Info" "" "" "2019.03.13.10:06:21 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:21 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485981448 ""}
{ "Info" "" "" "2019.03.13.10:06:21 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:21 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485981589 ""}
{ "Info" "" "" "2019.03.13.10:06:21 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:21 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485981761 ""}
{ "Info" "" "" "2019.03.13.10:06:21 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:21 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485981901 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982058 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982198 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982339 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982495 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982636 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982776 ""}
{ "Info" "" "" "2019.03.13.10:06:22 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:22 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485982948 ""}
{ "Info" "" "" "2019.03.13.10:06:23 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:06:23 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552485983120 ""}
{ "Info" "" "" "2019.03.13.10:06:26 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.03.13.10:06:26 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1552485986793 ""}
{ "Info" "" "" "2019.03.13.10:06:26 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.03.13.10:06:26 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1552485986871 ""}
{ "Info" "" "" "2019.03.13.10:06:26 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.03.13.10:06:26 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1552485986871 ""}
{ "Info" "" "" "2019.03.13.10:06:26 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.03.13.10:06:26 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1552485986902 ""}
{ "Info" "" "" "2019.03.13.10:06:26 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.03.13.10:06:26 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1552485986996 ""}
{ "Info" "" "" "2019.03.13.10:06:27 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.03.13.10:06:27 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1552485987383 ""}
{ "Info" "" "" "2019.03.13.10:06:27 Info: Audio: Starting Generation of Audio Controller" {  } {  } 0 0 "2019.03.13.10:06:27 Info: Audio: Starting Generation of Audio Controller" 0 0 "Shell" 0 -1 1552485987399 ""}
{ "Info" "" "" "2019.03.13.10:06:27 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 0 "2019.03.13.10:06:27 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" 0 0 "Shell" 0 -1 1552485987461 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" 0 0 "Shell" 0 -1 1552485988182 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1552485988197 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1552485988307 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1552485988307 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: b2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: b2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1552485988322 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: p2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: p2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1552485988338 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1552485988338 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: b2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: b2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1552485988354 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: p2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.03.13.10:06:28 Info: p2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1552485988369 ""}
{ "Info" "" "" "2019.03.13.10:06:28 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2019.03.13.10:06:28 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1552485988447 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 705 megabytes\n    Info: Processing ended: Wed Mar 13 10:06:40 2019\n    Info: Elapsed time: 00:00:10\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 601 megabytes\n    Info: Processing ended: Wed Mar 13 10:06:41 2019\n    Info: Elapsed time: 00:00:12\n    Info: Total CPU time (on all processors): 00:00:02" "" "2019.03.13.10:06:42 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:29 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:30 2019\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen" {  } {  } 0 0 "2019.03.13.10:06:42 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:29 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:30 2019\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0028_sys_pll_gen" 0 0 "Shell" 0 -1 1552486002670 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2019.03.13.10:06:42 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1552486002670 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2019.03.13.10:06:42 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1552486002701 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2019.03.13.10:06:42 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1552486002701 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1552486002717 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1552486002733 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1552486002748 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1552486002780 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1552486002811 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1552486002842 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1552486002873 ""}
{ "Info" "" "" "2019.03.13.10:06:42 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2019.03.13.10:06:42 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1552486002889 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1552486003621 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1552486003637 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1552486003668 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1552486003684 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1552486003699 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1552486003699 ""}
{ "Info" "" "" "2019.03.13.10:06:43 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2019.03.13.10:06:43 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1552486003746 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" 0 0 "Shell" 0 -1 1552486004053 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In: Starting Generation of Video In Decoder" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In: Starting Generation of Video In Decoder" 0 0 "Shell" 0 -1 1552486004053 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" 0 0 "Shell" 0 -1 1552486004084 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_CSC: Starting Generation of Colour Space Converter" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_CSC: Starting Generation of Colour Space Converter" 0 0 "Shell" 0 -1 1552486004131 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" 0 0 "Shell" 0 -1 1552486004162 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" 0 0 "Shell" 0 -1 1552486004178 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" 0 0 "Shell" 0 -1 1552486004193 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_Clipper: Starting generation of the video clipper" 0 0 "Shell" 0 -1 1552486004209 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" 0 0 "Shell" 0 -1 1552486004240 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_DMA: Starting Generation of Video DMA Controller" 0 0 "Shell" 0 -1 1552486004287 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" 0 0 "Shell" 0 -1 1552486004318 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1552486004365 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" 0 0 "Shell" 0 -1 1552486004412 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_Scaler: Starting Generation of Video Scaler" 0 0 "Shell" 0 -1 1552486004412 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" 0 0 "Shell" 0 -1 1552486004428 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" 0 0 "Shell" 0 -1 1552486004459 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" 0 0 "Shell" 0 -1 1552486004459 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1552486004474 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004506 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1552486004521 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1552486004553 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" 0 0 "Shell" 0 -1 1552486004553 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004568 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004568 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1552486004568 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1552486004584 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1552486004615 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1552486004631 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004646 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1552486004646 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004662 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004662 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" 0 0 "Shell" 0 -1 1552486004662 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1552486004662 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004678 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" 0 0 "Shell" 0 -1 1552486004678 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:44 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486004693 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1552486004724 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1552486004740 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1552486004771 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1552486004787 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1552486004818 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1552486004834 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1552486004865 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1552486004896 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" 0 0 "Shell" 0 -1 1552486004912 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" 0 0 "Shell" 0 -1 1552486004943 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_012: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_012: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_012\"" 0 0 "Shell" 0 -1 1552486004975 ""}
{ "Info" "" "" "2019.03.13.10:06:44 Info: router_017: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_017\"" {  } {  } 0 0 "2019.03.13.10:06:44 Info: router_017: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_017\"" 0 0 "Shell" 0 -1 1552486004990 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: router_023: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_023\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: router_023: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_023\"" 0 0 "Shell" 0 -1 1552486005006 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: router_024: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_024\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: router_024: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_024\"" 0 0 "Shell" 0 -1 1552486005021 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: router_027: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_027\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: router_027: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_027\"" 0 0 "Shell" 0 -1 1552486005053 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: router_029: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_029\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: router_029: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_029\"" 0 0 "Shell" 0 -1 1552486005068 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1552486005068 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005131 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005131 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005131 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1552486005146 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1552486005162 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1552486005162 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" 0 0 "Shell" 0 -1 1552486005178 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" 0 0 "Shell" 0 -1 1552486005193 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\"" 0 0 "Shell" 0 -1 1552486005209 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1552486005225 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005225 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1552486005240 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005240 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1552486005256 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005271 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1552486005271 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005287 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" 0 0 "Shell" 0 -1 1552486005303 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005303 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: cmd_mux_015: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_015\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: cmd_mux_015: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_015\"" 0 0 "Shell" 0 -1 1552486005318 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005318 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1552486005334 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1552486005334 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1552486005350 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1552486005365 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" 0 0 "Shell" 0 -1 1552486005365 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1552486005396 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005396 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1552486005412 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005428 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1552486005428 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005443 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" 0 0 "Shell" 0 -1 1552486005443 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005459 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" 0 0 "Shell" 0 -1 1552486005459 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005475 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: rsp_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_008\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: rsp_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_008\"" 0 0 "Shell" 0 -1 1552486005490 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:45 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486005490 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1552486005738 ""}
{ "Info" "" "" "2019.03.13.10:06:45 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.03.13.10:06:45 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1552486005996 ""}
{ "Info" "" "" "2019.03.13.10:06:46 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2019.03.13.10:06:46 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1552486006264 ""}
{ "Info" "" "" "2019.03.13.10:06:46 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.03.13.10:06:46 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" {  } {  } 0 0 "2019.03.13.10:06:46 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1552486006342 ""}
{ "Info" "" "" "2019.03.13.10:06:46 Info: audio_pll: Generating simgen model" {  } {  } 0 0 "2019.03.13.10:06:46 Info: audio_pll: Generating simgen model" 0 0 "Shell" 0 -1 1552486006420 ""}
{ "Info" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 708 megabytes\n    Info: Processing ended: Wed Mar 13 10:06:58 2019\n    Info: Elapsed time: 00:00:10\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 601 megabytes\n    Info: Processing ended: Wed Mar 13 10:06:58 2019\n    Info: Elapsed time: 00:00:11\n    Info: Total CPU time (on all processors): 00:00:02" "" "2019.03.13.10:07:00 Info: audio_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:47 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:48 2019\nInfo: Command: quartus_map Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_audio_subsystem_audio_pll_audio_pll.v\n    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen" {  } {  } 0 0 "2019.03.13.10:07:00 Info: audio_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:47 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:06:48 2019\nInfo: Command: quartus_map Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_audio_subsystem_audio_pll_audio_pll.v\n    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0099_audio_pll_gen" 0 0 "Shell" 0 -1 1552486020564 ""}
{ "Info" "" "" "2019.03.13.10:07:00 Info: audio_pll: Simgen was successful" {  } {  } 0 0 "2019.03.13.10:07:00 Info: audio_pll: Simgen was successful" 0 0 "Shell" 0 -1 1552486020564 ""}
{ "Info" "" "" "2019.03.13.10:07:00 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 0 "2019.03.13.10:07:00 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" 0 0 "Shell" 0 -1 1552486020595 ""}
{ "Info" "" "" "2019.03.13.10:07:00 Info: video_pll: Generating simgen model" {  } {  } 0 0 "2019.03.13.10:07:00 Info: video_pll: Generating simgen model" 0 0 "Shell" 0 -1 1552486020673 ""}
{ "Info" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "3"\n    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 705 megabytes\n    Info: Processing ended: Wed Mar 13 10:07:12 2019\n    Info: Elapsed time: 00:00:10\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 601 megabytes\n    Info: Processing ended: Wed Mar 13 10:07:12 2019\n    Info: Elapsed time: 00:00:11\n    Info: Total CPU time (on all processors): 00:00:02" "" "2019.03.13.10:07:14 Info: video_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:07:01 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:07:02 2019\nInfo: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v\n    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen" {  } {  } 0 0 "2019.03.13.10:07:14 Info: video_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:07:01 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Wed Mar 13 10:07:02 2019\nInfo: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v\n    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0100_video_pll_gen" 0 0 "Shell" 0 -1 1552486034831 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: video_pll: Simgen was successful" {  } {  } 0 0 "2019.03.13.10:07:14 Info: video_pll: Simgen was successful" 0 0 "Shell" 0 -1 1552486034831 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2019.03.13.10:07:14 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1552486034862 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 0 "2019.03.13.10:07:14 Info: Chroma_Filter: Starting Generation of Chroma Resampler" 0 0 "Shell" 0 -1 1552486034878 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 0 "2019.03.13.10:07:14 Info: Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" 0 0 "Shell" 0 -1 1552486034909 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 0 "2019.03.13.10:07:14 Info: Chroma_Upsampler: Starting Generation of Chroma Resampler" 0 0 "Shell" 0 -1 1552486034909 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 0 "2019.03.13.10:07:14 Info: Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" 0 0 "Shell" 0 -1 1552486034940 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 0 "2019.03.13.10:07:14 Info: Edge_Detection: Starting Generation of Video In Edge Detection" 0 0 "Shell" 0 -1 1552486034940 ""}
{ "Info" "" "" "2019.03.13.10:07:14 Info: Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 0 "2019.03.13.10:07:14 Info: Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" 0 0 "Shell" 0 -1 1552486034972 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" 0 0 "Shell" 0 -1 1552486035034 ""}
{ "Info" "  ]" "" "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0104_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0104_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0104_Edge_Detection_Router_Controller_gen" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0104_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0104_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0104_Edge_Detection_Router_Controller_gen" 0 0 "Shell" 0 -1 1552486035034 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" 0 0 "Shell" 0 -1 1552486035237 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" 0 0 "Shell" 0 -1 1552486035237 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Video_Stream_Merger: Starting Generation of Video In Stream Router" 0 0 "Shell" 0 -1 1552486035237 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" 0 0 "Shell" 0 -1 1552486035269 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router" 0 0 "Shell" 0 -1 1552486035269 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" 0 0 "Shell" 0 -1 1552486035284 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.13.10:07:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1552486035300 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.13.10:07:15 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1552486035315 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.13.10:07:15 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1552486035315 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Computer_System: Done \"Computer_System\" with 122 modules, 207 files" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Computer_System: Done \"Computer_System\" with 122 modules, 207 files" 0 0 "Shell" 0 -1 1552486035331 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.03.13.10:07:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1552486035394 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1552486035394 ""}
{ "Info" "" "" "2019.03.13.10:07:15 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.03.13.10:07:15 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1552486035394 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.03.13.10:07:15 Info: sim-script-gen --spd=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:15 Info: sim-script-gen --spd=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486035394 ""}
{ "Info" " --use-relative-paths=true" "" "2019.03.13.10:07:15 Info: Doing: ip-make-simscript --spd=C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\Computer_System.spd --output-directory=C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:15 Info: Doing: ip-make-simscript --spd=C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\Computer_System.spd --output-directory=C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486035394 ""}
{ "Info" " directory:" "" "2019.03.13.10:07:16 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:16 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486036483 ""}
{ "Info" "msim_setup.tcl" "" "2019.03.13.10:07:16 Info:     mentor" {  } {  } 0 0 "2019.03.13.10:07:16 Info:     mentor" 0 0 "Shell" 0 -1 1552486036499 ""}
{ "Info" " directory:" "" "2019.03.13.10:07:16 Info: Generating the following file(s) for VCS simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:16 Info: Generating the following file(s) for VCS simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486036499 ""}
{ "Info" "vcs_setup.sh" "" "2019.03.13.10:07:16 Info:     synopsys/vcs" {  } {  } 0 0 "2019.03.13.10:07:16 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1552486036514 ""}
{ "Info" " directory:" "" "2019.03.13.10:07:16 Info: Generating the following file(s) for VCSMX simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:16 Info: Generating the following file(s) for VCSMX simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486036530 ""}
{ "Info" "synopsys_sim.setup" "" "2019.03.13.10:07:16 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.03.13.10:07:16 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1552486036546 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.03.13.10:07:16 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.03.13.10:07:16 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1552486036546 ""}
{ "Info" " directory:" "" "2019.03.13.10:07:16 Info: Generating the following file(s) for NCSIM simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:16 Info: Generating the following file(s) for NCSIM simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486036577 ""}
{ "Info" "cds.lib" "" "2019.03.13.10:07:16 Info:     cadence" {  } {  } 0 0 "2019.03.13.10:07:16 Info:     cadence" 0 0 "Shell" 0 -1 1552486036577 ""}
{ "Info" "hdl.var" "" "2019.03.13.10:07:17 Info:     cadence" {  } {  } 0 0 "2019.03.13.10:07:17 Info:     cadence" 0 0 "Shell" 0 -1 1552486037191 ""}
{ "Info" "ncsim_setup.sh" "" "2019.03.13.10:07:17 Info:     cadence" {  } {  } 0 0 "2019.03.13.10:07:17 Info:     cadence" 0 0 "Shell" 0 -1 1552486037206 ""}
{ "Info" " directory" "" "2019.03.13.10:07:17 Info:     114 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.03.13.10:07:17 Info:     114 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1552486037206 ""}
{ "Info" " directory:" "" "2019.03.13.10:07:17 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486037206 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.03.13.10:07:17 Info:     aldec" {  } {  } 0 0 "2019.03.13.10:07:17 Info:     aldec" 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "." "" "2019.03.13.10:07:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" {  } {  } 0 0 "2019.03.13.10:07:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/simulation" 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.03.13.10:07:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.03.13.10:07:17 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: qsys-generate \"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.03.13.10:07:17 Info: qsys-generate \"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "Computer_System.qsys" "" "2019.03.13.10:07:17 Info: Loading DE1_SoC_Computer_chopped_1_restored" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Loading DE1_SoC_Computer_chopped_1_restored" 0 0 "Shell" 0 -1 1552486037222 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Reading input file" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Reading input file" 0 0 "Shell" 0 -1 1552486037378 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding ADC \[altera_up_avalon_adc 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding ADC \[altera_up_avalon_adc 18.0\]" 0 0 "Shell" 0 -1 1552486037378 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module ADC" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module ADC" 0 0 "Shell" 0 -1 1552486037378 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1552486037378 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1552486037378 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1552486037394 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1552486037394 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552486037394 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1552486037862 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module LEDs" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:17 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:07:17 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552486037878 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1552486038347 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1552486038347 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Parameterizing module Video_In_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1552486038347 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552486038347 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Parameterizing module Video_In_Subsystem" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Parameterizing module Video_In_Subsystem" 0 0 "Shell" 0 -1 1552486038610 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Building connections" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Building connections" 0 0 "Shell" 0 -1 1552486038610 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Parameterizing connections" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1552486038612 ""}
{ "Info" "" "" "2019.03.13.10:07:18 Info: Validating" {  } {  } 0 0 "2019.03.13.10:07:18 Info: Validating" 0 0 "Shell" 0 -1 1552486038613 ""}
{ "Info" "" "" "2019.03.13.10:07:25 Info: Done reading input file" {  } {  } 0 0 "2019.03.13.10:07:25 Info: Done reading input file" 0 0 "Shell" 0 -1 1552486045324 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1552486049090 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1552486049090 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.13.10:07:29 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1552486049090 ""}
{ "Warning" "" "" "2019.03.13.10:07:29 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1552486049090 ""}
{ "Warning" "" "" "2019.03.13.10:07:29 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1552486049090 ""}
{ "Warning" "" "" "2019.03.13.10:07:29 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Warning" "" "" "2019.03.13.10:07:29 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Warning" "" "" "2019.03.13.10:07:29 Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Warning" "" "" "2019.03.13.10:07:29 Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.03.13.10:07:29 Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1552486049106 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.03.13.10:07:29 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1552486049512 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1552486049512 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info:" {  } {  } 0 0 "2019.03.13.10:07:29 Info:" 0 0 "Shell" 0 -1 1552486049512 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1552486049512 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: qsys-generate \"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.03.13.10:07:29 Info: qsys-generate \"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\fwang\\Desktop\\SoC Projects\\cornellsources\\DE1-SoC_640x480\\DE1_SoC_Computer_chopped_1_restored\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1552486049512 ""}
{ "Info" "Computer_System.qsys" "" "2019.03.13.10:07:29 Info: Loading DE1_SoC_Computer_chopped_1_restored" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Loading DE1_SoC_Computer_chopped_1_restored" 0 0 "Shell" 0 -1 1552486049512 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Reading input file" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Reading input file" 0 0 "Shell" 0 -1 1552486049637 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Adding ADC \[altera_up_avalon_adc 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Adding ADC \[altera_up_avalon_adc 18.0\]" 0 0 "Shell" 0 -1 1552486049637 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Parameterizing module ADC" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Parameterizing module ADC" 0 0 "Shell" 0 -1 1552486049637 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1552486049637 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1552486049637 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1552486049668 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1552486049668 ""}
{ "Info" "" "" "2019.03.13.10:07:29 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:07:29 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552486049668 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module LEDs" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1552486050121 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552486050137 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1552486050621 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding Video_In_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1552486050621 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Video_In_DMA_Addr_Translation" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Video_In_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1552486050621 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Adding Video_In_Subsystem \[Video_In_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1552486050621 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing module Video_In_Subsystem" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing module Video_In_Subsystem" 0 0 "Shell" 0 -1 1552486050856 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Building connections" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Building connections" 0 0 "Shell" 0 -1 1552486050856 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Parameterizing connections" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1552486050856 ""}
{ "Info" "" "" "2019.03.13.10:07:30 Info: Validating" {  } {  } 0 0 "2019.03.13.10:07:30 Info: Validating" 0 0 "Shell" 0 -1 1552486050856 ""}
{ "Info" "" "" "2019.03.13.10:07:36 Info: Done reading input file" {  } {  } 0 0 "2019.03.13.10:07:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1552486056903 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.13.10:07:40 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "" "" "2019.03.13.10:07:40 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "" "" "2019.03.13.10:07:40 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "" "" "2019.03.13.10:07:40 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "" "" "2019.03.13.10:07:40 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "" "" "2019.03.13.10:07:40 Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" {  } {  } 0 0 "2019.03.13.10:07:40 Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Warning" "" "" "2019.03.13.10:07:40 Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2019.03.13.10:07:40 Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1552486060591 ""}
{ "Info" "" "" "2019.03.13.10:07:43 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.03.13.10:07:43 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1552486063201 ""}
{ "Warning" "" "" "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1552486070995 ""}
{ "Warning" "" "" "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1552486070995 ""}
{ "Warning" "" "" "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1552486070995 ""}
{ "Warning" "" "" "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.13.10:07:50 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1552486070995 ""}
{ "Info" "" "" "2019.03.13.10:07:58 Info: ADC: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 0 "2019.03.13.10:07:58 Info: ADC: Starting Generation of ADC Controller for DE-series Board" 0 0 "Shell" 0 -1 1552486078298 ""}
{ "Info" "Computer_System_ADC.v" "" "2019.03.13.10:07:58 Info: ADC: C:/intelfpga/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0111_sopcgen" {  } {  } 0 0 "2019.03.13.10:07:58 Info: ADC: C:/intelfpga/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0111_sopcgen" 0 0 "Shell" 0 -1 1552486078298 ""}
{ "Info" "" "" "2019.03.13.10:08:00 Info: ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\"" {  } {  } 0 0 "2019.03.13.10:08:00 Info: ADC: \"Computer_System\" instantiated altera_up_avalon_adc \"ADC\"" 0 0 "Shell" 0 -1 1552486080314 ""}
{ "Info" "" "" "2019.03.13.10:08:00 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2019.03.13.10:08:00 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1552486080329 ""}
{ "Info" "" "" "2019.03.13.10:08:00 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.13.10:08:00 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1552486080908 ""}
{ "Info" "" "" "2019.03.13.10:08:01 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.13.10:08:01 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1552486081298 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.13.10:08:01 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.03.13.10:08:01 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1552486081298 ""}
{ "Warning" "" "" "2019.03.13.10:08:01 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.13.10:08:01 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1552486081298 ""}
{ "Warning" "" "" "2019.03.13.10:08:01 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.13.10:08:01 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1552486081298 ""}
{ "Info" "" "" "2019.03.13.10:08:02 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2019.03.13.10:08:02 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1552486082228 ""}
{ "Info" "" "" "2019.03.13.10:08:02 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2019.03.13.10:08:02 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1552486082228 ""}
{ "Info" "" "" "2019.03.13.10:08:02 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2019.03.13.10:08:02 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1552486082275 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:08:03 Info: Audio_Subsystem: \"Computer_System\" instantiated Audio_Subsystem \"Audio_Subsystem\"" 0 0 "Shell" 0 -1 1552486083269 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 0 "2019.03.13.10:08:03 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" 0 0 "Shell" 0 -1 1552486083285 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1552486083316 ""}
{ "Info" "Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:03 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0116_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0116_HEX3_HEX0_gen/" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0116_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0116_HEX3_HEX0_gen/" 0 0 "Shell" 0 -1 1552486083316 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1552486083550 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1552486083550 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" 0 0 "Shell" 0 -1 1552486083566 ""}
{ "Info" "Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:03 Info: HEX5_HEX4:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0117_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0117_HEX5_HEX4_gen/" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX5_HEX4:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0117_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0117_HEX5_HEX4_gen/" 0 0 "Shell" 0 -1 1552486083566 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" 0 0 "Shell" 0 -1 1552486083754 ""}
{ "Info" "" "" "2019.03.13.10:08:03 Info: HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 0 "2019.03.13.10:08:03 Info: HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" 0 0 "Shell" 0 -1 1552486083754 ""}
{ "Info" "" "" "2019.03.13.10:08:04 Info: JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 0 "2019.03.13.10:08:04 Info: JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" 0 0 "Shell" 0 -1 1552486084107 ""}
{ "Info" "" "" "2019.03.13.10:08:04 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2019.03.13.10:08:04 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1552486084138 ""}
{ "Info" "Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:04 Info: LEDs:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0118_LEDs_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0118_LEDs_gen/" {  } {  } 0 0 "2019.03.13.10:08:04 Info: LEDs:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0118_LEDs_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0118_LEDs_gen/" 0 0 "Shell" 0 -1 1552486084138 ""}
{ "Info" "" "" "2019.03.13.10:08:04 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2019.03.13.10:08:04 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1552486084326 ""}
{ "Info" "" "" "2019.03.13.10:08:04 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2019.03.13.10:08:04 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1552486084341 ""}
{ "Info" "" "" "2019.03.13.10:08:04 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2019.03.13.10:08:04 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1552486084373 ""}
{ "Info" "Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:04 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0119_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0119_Onchip_SRAM_gen/" {  } {  } 0 0 "2019.03.13.10:08:04 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0119_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0119_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1552486084373 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1552486085591 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1552486085591 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1552486085607 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1552486085623 ""}
{ "Info" "Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:05 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0121_Pushbuttons_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0121_Pushbuttons_gen/" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0121_Pushbuttons_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0121_Pushbuttons_gen/" 0 0 "Shell" 0 -1 1552486085623 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1552486085857 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 0 "2019.03.13.10:08:05 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" 0 0 "Shell" 0 -1 1552486085857 ""}
{ "Info" "" "" "2019.03.13.10:08:05 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2019.03.13.10:08:05 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1552486085873 ""}
{ "Info" "Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:05 Info: SDRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0122_SDRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0122_SDRAM_gen/" {  } {  } 0 0 "2019.03.13.10:08:05 Info: SDRAM:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0122_SDRAM_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0122_SDRAM_gen/" 0 0 "Shell" 0 -1 1552486085873 ""}
{ "Info" "" "" "2019.03.13.10:08:06 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2019.03.13.10:08:06 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1552486086295 ""}
{ "Info" "" "" "2019.03.13.10:08:06 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2019.03.13.10:08:06 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1552486086310 ""}
{ "Info" "" "" "2019.03.13.10:08:06 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2019.03.13.10:08:06 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1552486086341 ""}
{ "Info" "Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:06 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0123_Slider_Switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0123_Slider_Switches_gen/" {  } {  } 0 0 "2019.03.13.10:08:06 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0123_Slider_Switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0123_Slider_Switches_gen/" 0 0 "Shell" 0 -1 1552486086341 ""}
{ "Info" "" "" "2019.03.13.10:08:06 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2019.03.13.10:08:06 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1552486086545 ""}
{ "Info" "" "" "2019.03.13.10:08:06 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2019.03.13.10:08:06 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1552486086545 ""}
{ "Info" "" "" "2019.03.13.10:08:07 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2019.03.13.10:08:07 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1552486087306 ""}
{ "Info" "" "" "2019.03.13.10:08:08 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:08:08 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1552486088346 ""}
{ "Info" "" "" "2019.03.13.10:08:08 Info: Video_In_Subsystem: \"Computer_System\" instantiated Video_In_Subsystem \"Video_In_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:08:08 Info: Video_In_Subsystem: \"Computer_System\" instantiated Video_In_Subsystem \"Video_In_Subsystem\"" 0 0 "Shell" 0 -1 1552486088878 ""}
{ "Info" "" "" "2019.03.13.10:08:09 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.03.13.10:08:09 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1552486089922 ""}
{ "Info" "" "" "2019.03.13.10:08:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:14 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486094693 ""}
{ "Info" "" "" "2019.03.13.10:08:14 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:14 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486094865 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095005 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095146 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095302 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095443 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095584 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095740 ""}
{ "Info" "" "" "2019.03.13.10:08:15 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:15 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486095880 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096021 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096209 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096349 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096490 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096646 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096780 ""}
{ "Info" "" "" "2019.03.13.10:08:16 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:16 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486096936 ""}
{ "Info" "" "" "2019.03.13.10:08:17 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:17 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486097076 ""}
{ "Info" "" "" "2019.03.13.10:08:17 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:17 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486097217 ""}
{ "Info" "" "" "2019.03.13.10:08:17 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:17 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486097373 ""}
{ "Info" "" "" "2019.03.13.10:08:17 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:17 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486097514 ""}
{ "Info" "" "" "2019.03.13.10:08:17 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.13.10:08:17 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1552486097670 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1552486101198 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1552486101261 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1552486101261 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1552486101277 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1552486101339 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1552486101655 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: Audio: Starting Generation of Audio Controller" {  } {  } 0 0 "2019.03.13.10:08:21 Info: Audio: Starting Generation of Audio Controller" 0 0 "Shell" 0 -1 1552486101655 ""}
{ "Info" "" "" "2019.03.13.10:08:21 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 0 "2019.03.13.10:08:21 Info: Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" 0 0 "Shell" 0 -1 1552486101686 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" 0 0 "Shell" 0 -1 1552486102324 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1552486102324 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1552486102386 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1552486102386 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: b2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: b2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1552486102402 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: p2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: p2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1552486102418 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1552486102433 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: b2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: b2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1552486102465 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: p2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: p2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1552486102465 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1552486102527 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1552486102527 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1552486102527 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1552486102558 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1552486102574 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1552486102605 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1552486102636 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1552486102668 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1552486102683 ""}
{ "Info" "" "" "2019.03.13.10:08:22 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2019.03.13.10:08:22 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1552486102699 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1552486103433 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1552486103433 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1552486103464 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1552486103480 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1552486103495 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1552486103495 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1552486103527 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Edge_Detection_Subsystem: \"Video_In_Subsystem\" instantiated Edge_Detection_Subsystem \"Edge_Detection_Subsystem\"" 0 0 "Shell" 0 -1 1552486103790 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In: Starting Generation of Video In Decoder" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In: Starting Generation of Video In Decoder" 0 0 "Shell" 0 -1 1552486103790 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_decoder \"Video_In\"" 0 0 "Shell" 0 -1 1552486103821 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_CSC: Starting Generation of Colour Space Converter" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_CSC: Starting Generation of Colour Space Converter" 0 0 "Shell" 0 -1 1552486103837 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_CSC: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_csc \"Video_In_CSC\"" 0 0 "Shell" 0 -1 1552486103852 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler" 0 0 "Shell" 0 -1 1552486103868 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_Chroma_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Video_In_Chroma_Resampler\"" 0 0 "Shell" 0 -1 1552486103884 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_Clipper: Starting generation of the video clipper" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_Clipper: Starting generation of the video clipper" 0 0 "Shell" 0 -1 1552486103884 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_Clipper: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_clipper \"Video_In_Clipper\"" 0 0 "Shell" 0 -1 1552486103915 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_DMA: Starting Generation of Video DMA Controller" 0 0 "Shell" 0 -1 1552486103931 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_DMA: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Video_In_DMA\"" 0 0 "Shell" 0 -1 1552486103962 ""}
{ "Info" "" "" "2019.03.13.10:08:23 Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2019.03.13.10:08:23 Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1552486103977 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Video_In_RGB_Resampler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Video_In_RGB_Resampler\"" 0 0 "Shell" 0 -1 1552486104009 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: Video_In_Scaler: Starting Generation of Video Scaler" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Video_In_Scaler: Starting Generation of Video Scaler" 0 0 "Shell" 0 -1 1552486104009 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Video_In_Scaler: \"Video_In_Subsystem\" instantiated altera_up_avalon_video_scaler \"Video_In_Scaler\"" 0 0 "Shell" 0 -1 1552486104024 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" 0 0 "Shell" 0 -1 1552486104040 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" 0 0 "Shell" 0 -1 1552486104056 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1552486104056 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104071 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1552486104102 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1552486104118 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" 0 0 "Shell" 0 -1 1552486104134 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104149 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104149 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1552486104149 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1552486104165 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1552486104181 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1552486104212 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104212 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1552486104212 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104227 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104227 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" 0 0 "Shell" 0 -1 1552486104227 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1552486104243 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104243 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" 0 0 "Shell" 0 -1 1552486104259 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104259 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1552486104274 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1552486104321 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1552486104337 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1552486104368 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1552486104384 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1552486104399 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1552486104431 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1552486104446 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" 0 0 "Shell" 0 -1 1552486104477 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" 0 0 "Shell" 0 -1 1552486104524 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_012: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_012: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_012\"" 0 0 "Shell" 0 -1 1552486104556 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_017: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_017\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_017: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_017\"" 0 0 "Shell" 0 -1 1552486104587 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_023: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_023\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_023: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_023\"" 0 0 "Shell" 0 -1 1552486104602 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_024: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_024\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_024: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_024\"" 0 0 "Shell" 0 -1 1552486104618 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_027: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_027\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_027: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_027\"" 0 0 "Shell" 0 -1 1552486104634 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: router_029: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_029\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: router_029: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_029\"" 0 0 "Shell" 0 -1 1552486104649 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1552486104665 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104712 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104712 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104712 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1552486104727 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1552486104727 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1552486104743 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" 0 0 "Shell" 0 -1 1552486104743 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" 0 0 "Shell" 0 -1 1552486104759 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_008\"" 0 0 "Shell" 0 -1 1552486104759 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1552486104774 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104774 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1552486104790 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104790 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1552486104806 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104806 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1552486104821 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104837 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" 0 0 "Shell" 0 -1 1552486104837 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104852 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: cmd_mux_015: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_015\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: cmd_mux_015: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_015\"" 0 0 "Shell" 0 -1 1552486104852 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104852 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1552486104868 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1552486104868 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1552486104868 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1552486104884 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_demux_008: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" 0 0 "Shell" 0 -1 1552486104899 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1552486104899 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104915 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1552486104931 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104931 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1552486104946 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104946 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_004\"" 0 0 "Shell" 0 -1 1552486104962 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104962 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" 0 0 "Shell" 0 -1 1552486104977 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486104977 ""}
{ "Info" "" "" "2019.03.13.10:08:24 Info: rsp_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_008\"" {  } {  } 0 0 "2019.03.13.10:08:24 Info: rsp_mux_008: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_008\"" 0 0 "Shell" 0 -1 1552486104993 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" {  } {  } 0 0 "2019.03.13.10:08:24 Info: Reusing file C:/Users/fwang/Desktop/SoC Projects/cornellsources/DE1-SoC_640x480/DE1_SoC_Computer_chopped_1_restored/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1552486105009 ""}
{ "Info" "" "" "2019.03.13.10:08:25 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.03.13.10:08:25 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1552486105272 ""}
{ "Info" "" "" "2019.03.13.10:08:25 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.03.13.10:08:25 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1552486105576 ""}
{ "Info" "" "" "2019.03.13.10:08:25 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2019.03.13.10:08:25 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1552486105833 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1552486128154 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: audio_pll: \"Audio_PLL\" instantiated altera_pll \"audio_pll\"" 0 0 "Shell" 0 -1 1552486128420 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1552486128467 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Chroma_Filter: Starting Generation of Chroma Resampler" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Chroma_Filter: Starting Generation of Chroma Resampler" 0 0 "Shell" 0 -1 1552486128482 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Chroma_Filter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Filter\"" 0 0 "Shell" 0 -1 1552486128498 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Chroma_Upsampler: Starting Generation of Chroma Resampler" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Chroma_Upsampler: Starting Generation of Chroma Resampler" 0 0 "Shell" 0 -1 1552486128498 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Chroma_Upsampler: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_chroma_resampler \"Chroma_Upsampler\"" 0 0 "Shell" 0 -1 1552486128529 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Edge_Detection: Starting Generation of Video In Edge Detection" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Edge_Detection: Starting Generation of Video In Edge Detection" 0 0 "Shell" 0 -1 1552486128529 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Edge_Detection: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_edge_detection \"Edge_Detection\"" 0 0 "Shell" 0 -1 1552486128545 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" 0 0 "Shell" 0 -1 1552486128592 ""}
{ "Info" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0213_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0213_Edge_Detection_Router_Controller_gen/" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0213_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/fwang/AppData/Local/Temp/alt7968_8632710728449444245.dir/0213_Edge_Detection_Router_Controller_gen/" 0 0 "Shell" 0 -1 1552486128592 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'" 0 0 "Shell" 0 -1 1552486128779 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Edge_Detection_Router_Controller: \"Edge_Detection_Subsystem\" instantiated altera_avalon_pio \"Edge_Detection_Router_Controller\"" 0 0 "Shell" 0 -1 1552486128795 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Video_Stream_Merger: Starting Generation of Video In Stream Router" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Video_Stream_Merger: Starting Generation of Video In Stream Router" 0 0 "Shell" 0 -1 1552486128795 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Video_Stream_Merger: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Merger\"" 0 0 "Shell" 0 -1 1552486128810 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router" 0 0 "Shell" 0 -1 1552486128810 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Video_Stream_Splitter: \"Edge_Detection_Subsystem\" instantiated altera_up_avalon_video_stream_router \"Video_Stream_Splitter\"" 0 0 "Shell" 0 -1 1552486128842 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1552486128857 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1552486128857 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.13.10:08:48 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1552486128873 ""}
{ "Info" "" "" "2019.03.13.10:08:48 Info: Computer_System: Done \"Computer_System\" with 122 modules, 240 files" {  } {  } 0 0 "2019.03.13.10:08:48 Info: Computer_System: Done \"Computer_System\" with 122 modules, 240 files" 0 0 "Shell" 0 -1 1552486128873 ""}
{ "Info" "" "" "2019.03.13.10:08:50 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.03.13.10:08:50 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1552486130592 ""}
{ "Info" "" "" "2019.03.13.10:08:50 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.03.13.10:08:50 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1552486130592 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Computer_System.qsys " "Completed upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1552486130842 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1552486148538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 35 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552486148538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 10:09:08 2019 " "Processing ended: Wed Mar 13 10:09:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552486148538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:33 " "Elapsed time: 00:04:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552486148538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:52 " "Total CPU time (on all processors): 00:05:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552486148538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1552486148538 ""}
