<p>This page contains information regarding FPGA emulation.</p><h1 id="HW-CTFFPGAEmulation-Introduction">Introduction</h1><p>We are investigating using FPGA emulation in the verification/validation of Arteris IP. This page contains information about the investigation.</p><h2 id="HW-CTFFPGAEmulation-ActionItems">Action Items</h2><p>This link is used to track the action items associated with investigating FPGA emulation.</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156969/HW-CTF+FPGA+Action+Items" data-linked-resource-id="16156969" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF FPGA Action Items</a></p><h1 id="HW-CTFFPGAEmulation-SupportingDocsandPresentations">Supporting Docs and Presentations</h1><p>Arteris FPGA Emulation Presentation</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16155373/HW-CTF+Arteris+FPGA+Emulation+Presentation+3+22+2017" data-linked-resource-id="16155373" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF Arteris FPGA Emulation Presentation 3/22/2017</a></p><p><br/></p><p>To see notes from various meetings regarding FPGA emulation:</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329996/HW-CTF+FPGA+Meeting+Notes" data-linked-resource-id="16329996" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF FPGA Meeting Notes</a></p>