# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/ed16/hdl/verilog/solveCooling_mul_32s_32s_48_2_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/ed16/hdl/verilog/solveCooling_mul_33s_32s_48_2_1.v" \
"../../../../project.gen/sources_1/bd/bd_0/ipshared/ed16/hdl/verilog/solveCooling.v" \
"../../../../project.ip_user_files/bd/bd_0/ip/bd_0_hls_inst_0/sim/bd_0_hls_inst_0.v" \
"../../../../project.ip_user_files/bd/bd_0/sim/bd_0.v" \
"../../../../project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v" \

sv xil_defaultlib  \
"../../../../project.srcs/sources_1/new/bd_0_wrapper_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
