

================================================================
== Vitis HLS Report for 'softmax_7_Pipeline_VITIS_LOOP_79_1'
================================================================
* Date:           Thu Aug 29 18:13:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.957 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_1  |       20|       20|         2|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 5 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %sum_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [vitis_test/nnet/core.cpp:79]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%icmp_ln79 = icmp_eq  i5 %i_2, i5 20" [vitis_test/nnet/core.cpp:79]   --->   Operation 12 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln79 = add i5 %i_2, i5 1" [vitis_test/nnet/core.cpp:79]   --->   Operation 14 'add' 'add_ln79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.body.split, void %for.body5.preheader.exitStub" [vitis_test/nnet/core.cpp:79]   --->   Operation 15 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_2" [vitis_test/nnet/core.cpp:79]   --->   Operation 16 'zext' 'i_cast' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %i_cast"   --->   Operation 17 'getelementptr' 'input_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%input_load = load i5 %input_addr"   --->   Operation 18 'load' 'input_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln79 = store i5 %add_ln79, i5 %i" [vitis_test/nnet/core.cpp:79]   --->   Operation 19 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i16 %sum_V"   --->   Operation 26 'load' 'sum_V_load_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_V_out, i16 %sum_V_load_1"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sum_V_load = load i16 %sum_V"   --->   Operation 20 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [vitis_test/nnet/core.cpp:78]   --->   Operation 21 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.67ns)   --->   "%input_load = load i5 %input_addr"   --->   Operation 22 'load' 'input_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%sum_V_1 = add i16 %input_load, i16 %sum_V_load"   --->   Operation 23 'add' 'sum_V_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln79 = store i16 %sum_V_1, i16 %sum_V" [vitis_test/nnet/core.cpp:79]   --->   Operation 24 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body" [vitis_test/nnet/core.cpp:79]   --->   Operation 25 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', vitis_test/nnet/core.cpp:79) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln79', vitis_test/nnet/core.cpp:79) [13]  (0.789 ns)
	'store' operation ('store_ln79', vitis_test/nnet/core.cpp:79) of variable 'add_ln79', vitis_test/nnet/core.cpp:79 on local variable 'i' [22]  (0.427 ns)

 <State 2>: 1.96ns
The critical path consists of the following:
	'load' operation ('input_load') on array 'input_r' [20]  (0.677 ns)
	'add' operation ('sum.V') [21]  (0.853 ns)
	'store' operation ('store_ln79', vitis_test/nnet/core.cpp:79) of variable 'sum.V' on local variable 'sum.V' [23]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
