/*
Code automatically generated by asn1scc tool
*/
package asn1src

import asn1scala._
import stainless.lang.{ghost => ghostExpr, _}
import stainless.annotation._
import stainless.collection._
import stainless.proof._
import StaticChecks._

val maxTC_2_5_RegisterAddressCount: Int = 63 // variables:188

def TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_IsConstraintValid(pVal: TTC_2_5_DistributeRegisterDumpCommands_registerAddresses): Either[ErrorCode, Int] =
{
    var ret: Either[ErrorCode, Int] = Right(0)
    var i1: Int = 0
    ret = ((1 <= pVal.nCount) && (pVal.nCount <= 63)) match
        case true =>
            Right(0)
        case false =>
            Left(45)
    if ret.isRight then
        i1 = 0
        (while(i1 < pVal.nCount && ret.isRight) {
            decreases(pVal.nCount - i1)
            ret = TRegisterAddress_IsConstraintValid(pVal.arr(i1))
            i1 = i1 + 1
        }).invariant(0 <= i1 && i1 <= pVal.nCount)
    ret
}

def TTC_2_5_DistributeRegisterDumpCommands_IsConstraintValid(pVal: TTC_2_5_DistributeRegisterDumpCommands): Either[ErrorCode, Int] =
{
    var ret: Either[ErrorCode, Int] = Right(0)
    ret = TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_IsConstraintValid(pVal.registerAddresses)
    ret
}

def TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_Initialize(): TTC_2_5_DistributeRegisterDumpCommands_registerAddresses = TTC_2_5_DistributeRegisterDumpCommands_registerAddresses(1, Vector.fill(63)(TRegisterAddress.Treg1))
def TTC_2_5_DistributeRegisterDumpCommands_Initialize(): TTC_2_5_DistributeRegisterDumpCommands = TTC_2_5_DistributeRegisterDumpCommands(registerAddresses = TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_Initialize())

@opaque @inlineOnce 
def TTC_2_5_DistributeRegisterDumpCommands_ACN_Encode(pVal: TTC_2_5_DistributeRegisterDumpCommands, codec: ACN, bCheckConstraints: Boolean): Either[ErrorCode, Int] =  // acn:21
{
    require(codec.base.bitStream.validate_offset_bits(2048L))
    var i1: Int = 0
    TTC_2_5_DistributeRegisterDumpCommands_IsConstraintValid(pVal) match
        case Left(l) => return Left(l)
        case Right(_) =>
    @ghost val oldCdc = snapshot(codec)
    @ghost val codec_0_1 = snapshot(codec)
    val TC_2_5_DistributeRegisterDumpCommands_n = ULong.fromRaw(pVal.registerAddresses.nCount)
    if TC_2_5_DistributeRegisterDumpCommands_n < ULong.fromRaw(1) || TC_2_5_DistributeRegisterDumpCommands_n > ULong.fromRaw(63) then
        return Left(860)
    /* Encode TC_2_5_DistributeRegisterDumpCommands_n */
    locally {
        ghostExpr {
            @opaque @inlineOnce
            def bitCountLemma(v: ULong): Unit = {
                require(v <= ULong.fromRaw(4294967295L))
            }.ensuring(_ => GetBitCountUnsigned(v) <= 4294967295L)
            bitCountLemma(TC_2_5_DistributeRegisterDumpCommands_n)
        }
    }
    codec.enc_Int_PositiveInteger_ConstSize_big_endian_32(TC_2_5_DistributeRegisterDumpCommands_n)
    ghostExpr {
        BitStream.validateOffsetBitsIneqLemma(codec_0_1.base.bitStream, codec.base.bitStream, 2048L, 32L)
        check(codec.base.bitStream.bitIndex <= oldCdc.base.bitStream.bitIndex + 32L)
        check(codec.base.buf.length == oldCdc.base.buf.length)
    }
    @ghost val size_0 = 32L
    ghostExpr {
        check(codec.base.bitStream.bitIndex == oldCdc.base.bitStream.bitIndex + size_0)
    }
    @ghost val codec_0_2 = snapshot(codec)
    /* Encode registerAddresses */
    TC_2_5_DistributeRegisterDumpCommands_registerAddresses_ACN_Encode(codec, pVal, TC_2_5_DistributeRegisterDumpCommands_n, pVal.registerAddresses) match {
        case Left(l) =>
            return Left(l)
        case Right(_) =>
            ()
    }
    ghostExpr {
        check(codec.base.bitStream.bitIndex <= oldCdc.base.bitStream.bitIndex + 2048L)
        check(codec.base.buf.length == oldCdc.base.buf.length)
    }
    @ghost val size_1 = pVal.registerAddresses.size(codec_0_2.base.bitStream.bitIndex)
    ghostExpr {
        check(codec.base.bitStream.bitIndex == oldCdc.base.bitStream.bitIndex + size_0 + size_1)
    }
    ghostExpr {
        check(codec.base.bitStream.bitIndex <= codec_0_1.base.bitStream.bitIndex + 2048L)
    }
    ghostExpr {
        check(pVal.size(oldCdc.base.bitStream.bitIndex) == size_0 + size_1)
    }
    Right(0)
}.ensuring { (res : Either[ErrorCode, Int]) =>
    res match {
        case Left(_) =>
            true
        case Right(_) =>
            old(codec).base.buf.length == codec.base.buf.length && codec.base.bitStream.bitIndex == old(codec).base.bitStream.bitIndex + pVal.size(old(codec).base.bitStream.bitIndex)
    }
}

@opaque @inlineOnce
def PUS_2_5_TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_pVal_registerAddresses_registerAddresses_Encode_loop(codec: ACN, registerAddresses: TTC_2_5_DistributeRegisterDumpCommands_registerAddresses, i1: Int): Either[Int, Int] = {
    require((0 <= i1) && (i1 <= registerAddresses.nCount))
    require((1 <= registerAddresses.nCount) && (registerAddresses.nCount <= registerAddresses.arr.size) && (registerAddresses.arr.size <= 63))
    require(codec.base.bitStream.validate_offset_bits((32L * (registerAddresses.nCount - i1))))
    decreases(registerAddresses.nCount - i1)
    if (i1 == registerAddresses.nCount) {
        Right[Int, Int](0)
    } else {
        @ghost val codecSnap1 = snapshot(codec)
        ghostExpr {
            BitStream.validateOffsetBitsWeakeningLemma(codec.base.bitStream, 32L * (registerAddresses.nCount - i1), 32L)
        }
        TRegisterAddress_ACN_Encode(registerAddresses.arr(i1), codec, false) match // uper:6
            case Right(_) =>
            case Left(err) => return Left(err)
        @ghost val codecSnap2 = snapshot(codec)
        ghostExpr {
            check(32L * (i1 + 1) == 32L * i1 + 32L)
            BitStream.validateOffsetBitsIneqLemma(codecSnap1.base.bitStream, codec.base.bitStream, 32L * (registerAddresses.nCount - i1), 32L)
            check(codec.base.bitStream.validate_offset_bits(32L * (registerAddresses.nCount - (i1 + 1))))
        }
        val res = PUS_2_5_TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_pVal_registerAddresses_registerAddresses_Encode_loop(codec, registerAddresses, i1 + 1)
        ghostExpr {
            (res match {
                case Left(_) =>
                    ()
                case Right(_) =>
                    assert(codec.base.bitStream.bitIndex == codecSnap2.base.bitStream.bitIndex + TTC_2_5_DistributeRegisterDumpCommands_registerAddresses.sizeRange(registerAddresses.arr, codecSnap2.base.bitStream.bitIndex, i1 + 1, registerAddresses.nCount))
                    assert(codecSnap2.base.bitStream.bitIndex == codecSnap1.base.bitStream.bitIndex + 32L)
                    assert(TTC_2_5_DistributeRegisterDumpCommands_registerAddresses.sizeRange(registerAddresses.arr, codecSnap1.base.bitStream.bitIndex, i1, registerAddresses.nCount) == TTC_2_5_DistributeRegisterDumpCommands_registerAddresses.sizeRange(registerAddresses.arr, codecSnap2.base.bitStream.bitIndex, i1 + 1, registerAddresses.nCount) + 32L)
                    check(codec.base.bitStream.bitIndex == codecSnap1.base.bitStream.bitIndex + TTC_2_5_DistributeRegisterDumpCommands_registerAddresses.sizeRange(registerAddresses.arr, codecSnap1.base.bitStream.bitIndex, i1, registerAddresses.nCount))
            })
        }
        res
    }
}.ensuring { (res: Either[Int, Int]) => 
    res match {
        case Left(_) =>
            true
        case Right(res) =>
            old(codec).base.buf.length == codec.base.buf.length && codec.base.bitStream.bitIndex == old(codec).base.bitStream.bitIndex + TTC_2_5_DistributeRegisterDumpCommands_registerAddresses.sizeRange(registerAddresses.arr, old(codec).base.bitStream.bitIndex, i1, registerAddresses.nCount)
    }
}



@opaque @inlineOnce
def TC_2_5_DistributeRegisterDumpCommands_registerAddresses_ACN_Encode(codec: ACN, pVal: TTC_2_5_DistributeRegisterDumpCommands, TC_2_5_DistributeRegisterDumpCommands_n: ULong, registerAddresses: TTC_2_5_DistributeRegisterDumpCommands_registerAddresses): Either[Int, Int] = {
    require(codec.base.bitStream.validate_offset_bits(2016L))
    @ghost val oldCdc = snapshot(codec)
    TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_IsConstraintValid(registerAddresses) match {
        case Left(l) =>
            return Left[Int, Int](l)
        case Right(_) =>
    }
    @ghost val codec_0_1 = snapshot(codec)
    @ghost val codecBeforeLoop_0 = snapshot(codec)
    PUS_2_5_TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_pVal_registerAddresses_registerAddresses_Encode_loop(codec, registerAddresses, 0) match {
        case Left(l) =>
            return Left[Int, Int](l)
        case Right(_) =>
            ghostExpr {
                registerAddresses.sizeLemmaAnyOffset(codecBeforeLoop_0.base.bitStream.bitIndex, oldCdc.base.bitStream.bitIndex)
            }
    }
    Right[Int, Int](0)
}.ensuring { (res: Either[Int, Int]) => 
    res match {
        case Left(_) =>
            true
        case Right(_) =>
            old(codec).base.buf.length == codec.base.buf.length && codec.base.bitStream.bitIndex == old(codec).base.bitStream.bitIndex + registerAddresses.size(old(codec).base.bitStream.bitIndex)
    }
}

@opaque @inlineOnce 
def TTC_2_5_DistributeRegisterDumpCommands_ACN_Decode(codec: ACN): EitherMut[ErrorCode, TTC_2_5_DistributeRegisterDumpCommands] =
{
    require(codec.base.bitStream.validate_offset_bits(2048L))
    var i1: Int = 0

    @ghost val oldCdc = snapshot(codec)
    @ghost val codec_0_1 = snapshot(codec)
    /* Decode TC_2_5_DistributeRegisterDumpCommands_n */
    val TC_2_5_DistributeRegisterDumpCommands_n = codec.dec_Int_PositiveInteger_ConstSize_big_endian_32()

    ghostExpr {
        BitStream.validateOffsetBitsIneqLemma(codec_0_1.base.bitStream, codec.base.bitStream, 2048L, 32L)
        check(codec.base.bitStream.bitIndex <= oldCdc.base.bitStream.bitIndex + 32L)
        check(codec.base.buf == oldCdc.base.buf)
    }
    @ghost val size_0 = 32L
    ghostExpr {
        check(codec.base.bitStream.bitIndex == oldCdc.base.bitStream.bitIndex + size_0)
    }
    @ghost val codec_0_2 = snapshot(codec)
    /* Decode registerAddresses */
    val pVal_registerAddresses = TC_2_5_DistributeRegisterDumpCommands_registerAddresses_ACN_Decode(codec, TC_2_5_DistributeRegisterDumpCommands_n) match {
        case LeftMut(l) =>
            return LeftMut(l)
        case RightMut(v) =>
            v
    }
    ghostExpr {
        check(codec.base.bitStream.bitIndex <= oldCdc.base.bitStream.bitIndex + 2048L)
        check(codec.base.buf == oldCdc.base.buf)
    }
    @ghost val size_1 = pVal_registerAddresses.size(codec_0_2.base.bitStream.bitIndex)
    ghostExpr {
        check(codec.base.bitStream.bitIndex == oldCdc.base.bitStream.bitIndex + size_0 + size_1)
    }
    ghostExpr {
        check(codec.base.bitStream.bitIndex <= codec_0_1.base.bitStream.bitIndex + 2048L)
    }
    val pVal = TTC_2_5_DistributeRegisterDumpCommands(pVal_registerAddresses)
    ghostExpr {
        check(pVal.size(oldCdc.base.bitStream.bitIndex) == size_0 + size_1)
    }

    TTC_2_5_DistributeRegisterDumpCommands_IsConstraintValid(pVal) match
        case Left(l) => LeftMut[ErrorCode, TTC_2_5_DistributeRegisterDumpCommands](l)
        case Right(_) => RightMut[ErrorCode, TTC_2_5_DistributeRegisterDumpCommands](pVal)
}.ensuring { (res : EitherMut[ErrorCode, TTC_2_5_DistributeRegisterDumpCommands]) =>
    res match {
        case LeftMut(_) =>
            true
        case RightMut(resVal) =>
            old(codec).base.buf == codec.base.buf && codec.base.bitStream.bitIndex == old(codec).base.bitStream.bitIndex + resVal.size(old(codec).base.bitStream.bitIndex) && TTC_2_5_DistributeRegisterDumpCommands_IsConstraintValid(resVal).isRight
    }
}

@ghost @pure 
def TTC_2_5_DistributeRegisterDumpCommands_ACN_Decode_pure(codec: ACN): (ACN, EitherMut[ErrorCode, TTC_2_5_DistributeRegisterDumpCommands]) =
{
    require(codec.base.bitStream.validate_offset_bits(2048L))
    val cpy = snapshot(codec)
    val res = TTC_2_5_DistributeRegisterDumpCommands_ACN_Decode(cpy)
    (cpy, res)
}

@opaque @inlineOnce
def PUS_2_5_TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_pVal_registerAddresses_registerAddresses_Decode_loop(codec: ACN, nCount: Int, registerAddresses: Vector[TRegisterAddress], i1: Int): EitherMut[Int, Vector[TRegisterAddress]] = {
    require((1 <= nCount) && (nCount <= 63))
    require((0 <= i1) && (i1 <= nCount))
    require(registerAddresses.size == i1)
    require(codec.base.bitStream.validate_offset_bits((32L * (nCount - i1))))
    decreases(nCount - i1)
    @ghost val codecSnap1 = snapshot(codec)
    (if (i1 == nCount) {
        ghostExpr {
            vecRangesEqReflexiveLemma(registerAddresses)
            vecRangesEqSlicedLemma(registerAddresses, registerAddresses, 0, registerAddresses.size, 0, i1)
        }
        RightMut[Int, Vector[TRegisterAddress]](registerAddresses)
    } else {
        ghostExpr {
            BitStream.validateOffsetBitsWeakeningLemma(codec.base.bitStream, 32L * (nCount - i1), 32L)
        }
        val registerAddresses_arr_i1_ = TRegisterAddress_ACN_Decode(codec) match // uper:13
            case RightMut(decData) => decData
            case LeftMut(err) => return LeftMut(err)
        @ghost val codecSnap2 = snapshot(codec)
        ghostExpr {
            check(32L * (i1 + 1) == 32L * i1 + 32L)
            BitStream.validateOffsetBitsIneqLemma(codecSnap1.base.bitStream, codec.base.bitStream, 32L * (nCount - i1), 32L)
            check(codec.base.bitStream.validate_offset_bits(32L * (nCount - (i1 + 1))))
        }
        val res = PUS_2_5_TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_pVal_registerAddresses_registerAddresses_Decode_loop(codec, nCount, registerAddresses.append(registerAddresses_arr_i1_), i1 + 1)
        ghostExpr {
            (res match {
                case LeftMut(_) =>
                    ()
                case RightMut(newVec) =>
                    vecRangesAppendDropEq(registerAddresses, newVec, registerAddresses_arr_i1_, 0, i1)
                    vecRangesEqImpliesEq(registerAddresses.append(registerAddresses_arr_i1_), newVec, 0, i1, i1 + 1)
                    ListSpecs.isnocIndex(registerAddresses.list, registerAddresses_arr_i1_, i1)
                    Vector.listApplyEqVecApply(registerAddresses.append(registerAddresses_arr_i1_), i1)
                    check(registerAddresses_arr_i1_ == newVec.apply(i1))
            })
        }
        res
    })
}.ensuring { (res: EitherMut[Int, Vector[TRegisterAddress]]) => 
    res match {
        case LeftMut(_) =>
            true
        case RightMut(newVec) =>
            old(codec).base.buf == codec.base.buf && newVec.size == nCount && vecRangesEq(registerAddresses, newVec, 0, i1) && codec.base.bitStream.bitIndex == old(codec).base.bitStream.bitIndex + TTC_2_5_DistributeRegisterDumpCommands_registerAddresses.sizeRange(newVec, old(codec).base.bitStream.bitIndex, i1, nCount)
    }
}



@opaque @inlineOnce
def TC_2_5_DistributeRegisterDumpCommands_registerAddresses_ACN_Decode(codec: ACN, TC_2_5_DistributeRegisterDumpCommands_n: ULong): EitherMut[Int, TTC_2_5_DistributeRegisterDumpCommands_registerAddresses] = {
    require(codec.base.bitStream.validate_offset_bits(2016L))
    @ghost val oldCdc = snapshot(codec)
    @ghost val codec_0_1 = snapshot(codec)
    val registerAddresses =
        if ((ULong.fromRaw(1) <= TC_2_5_DistributeRegisterDumpCommands_n) && (TC_2_5_DistributeRegisterDumpCommands_n <= ULong.fromRaw(63))) then
            val registerAddresses_nCount = TC_2_5_DistributeRegisterDumpCommands_n.toRaw.toInt
            @ghost val codecBeforeLoop_0 = snapshot(codec)
            val registerAddresses = PUS_2_5_TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_pVal_registerAddresses_registerAddresses_Decode_loop(codec, registerAddresses_nCount, Vector.empty[TRegisterAddress], 0) match {
                case LeftMut(l) =>
                    return LeftMut(l)
                case RightMut(bdg) =>
                    val registerAddresses = TTC_2_5_DistributeRegisterDumpCommands_registerAddresses(registerAddresses_nCount, bdg)
                    ghostExpr {
                        registerAddresses.sizeLemmaAnyOffset(codecBeforeLoop_0.base.bitStream.bitIndex, oldCdc.base.bitStream.bitIndex)
                    }
                    registerAddresses
            }
            registerAddresses
        else return LeftMut(ERR_ACN_DECODE_TC_2_5_DISTRIBUTEREGISTERDUMPCOMMANDS_REGISTERADDRESSES)
    TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_IsConstraintValid(registerAddresses) match {
        case Left(l) =>
            LeftMut[Int, TTC_2_5_DistributeRegisterDumpCommands_registerAddresses](l)
        case Right(_) =>
            RightMut[Int, TTC_2_5_DistributeRegisterDumpCommands_registerAddresses](registerAddresses)
    }
}.ensuring { (res: EitherMut[Int, TTC_2_5_DistributeRegisterDumpCommands_registerAddresses]) => 
    res match {
        case LeftMut(_) =>
            true
        case RightMut(resVal) =>
            old(codec).base.buf == codec.base.buf && codec.base.bitStream.bitIndex == old(codec).base.bitStream.bitIndex + resVal.size(old(codec).base.bitStream.bitIndex) && TTC_2_5_DistributeRegisterDumpCommands_registerAddresses_IsConstraintValid(resVal).isRight
    }
}

@ghost @pure
def TC_2_5_DistributeRegisterDumpCommands_registerAddresses_ACN_Decode_pure(codec: ACN, TC_2_5_DistributeRegisterDumpCommands_n: ULong): (ACN, EitherMut[Int, TTC_2_5_DistributeRegisterDumpCommands_registerAddresses]) = {
    require(codec.base.bitStream.validate_offset_bits(2016L))
    val cpy = snapshot(codec)
    val res = TC_2_5_DistributeRegisterDumpCommands_registerAddresses_ACN_Decode(cpy, TC_2_5_DistributeRegisterDumpCommands_n)
    (cpy, res)
}