<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p866" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_866{left:96px;bottom:48px;letter-spacing:-0.74px;}
#t2_866{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_866{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_866{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_866{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t6_866{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_866{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.61px;}
#t8_866{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t9_866{left:96px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ta_866{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tb_866{left:96px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_866{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.89px;}
#td_866{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.47px;}
#te_866{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tf_866{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tg_866{left:96px;bottom:775px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_866{left:96px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_866{left:610px;bottom:754px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tj_866{left:96px;bottom:733px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tk_866{left:211px;bottom:733px;letter-spacing:0.09px;}
#tl_866{left:231px;bottom:733px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tm_866{left:607px;bottom:733px;letter-spacing:0.05px;word-spacing:-0.39px;}
#tn_866{left:96px;bottom:698px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_866{left:96px;bottom:676px;letter-spacing:0.13px;word-spacing:-1.05px;}
#tp_866{left:96px;bottom:655px;letter-spacing:0.13px;word-spacing:-1.08px;}
#tq_866{left:96px;bottom:633px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_866{left:96px;bottom:612px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ts_866{left:96px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tt_866{left:96px;bottom:555px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_866{left:96px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_866{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tw_866{left:96px;bottom:477px;letter-spacing:0.12px;word-spacing:-0.99px;}
#tx_866{left:96px;bottom:456px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_866{left:96px;bottom:421px;letter-spacing:0.12px;word-spacing:-1.1px;}
#tz_866{left:96px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.63px;}
#t10_866{left:96px;bottom:378px;letter-spacing:0.14px;word-spacing:-1.03px;}
#t11_866{left:577px;bottom:378px;letter-spacing:0.13px;word-spacing:-1.07px;}
#t12_866{left:96px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t13_866{left:96px;bottom:335px;letter-spacing:0.14px;word-spacing:-0.33px;}
#t14_866{left:96px;bottom:300px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_866{left:96px;bottom:279px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t16_866{left:367px;bottom:279px;}
#t17_866{left:373px;bottom:279px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t18_866{left:275px;bottom:144px;letter-spacing:0.18px;word-spacing:0.45px;}
#t19_866{left:356px;bottom:144px;}
#t1a_866{left:362px;bottom:144px;letter-spacing:0.18px;}
#t1b_866{left:406px;bottom:144px;letter-spacing:0.17px;}
#t1c_866{left:102px;bottom:234px;letter-spacing:-0.13px;}
#t1d_866{left:825px;bottom:234px;}
#t1e_866{left:392px;bottom:198px;letter-spacing:0.1px;word-spacing:0.05px;}
#t1f_866{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_866{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_866{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_866{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_866{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_866{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_866{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_866{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_866{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s9_866{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sa_866{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts866" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg866Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg866" style="-webkit-user-select: none;"><object width="935" height="1210" data="866/866.svg" type="image/svg+xml" id="pdf866" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_866" class="t s1_866">411 </span><span id="t2_866" class="t s2_866">Software Debug and Performance Resources </span>
<span id="t3_866" class="t s1_866">AMD64 Technology </span><span id="t4_866" class="t s1_866">24593—Rev. 3.41—June 2023 </span>
<span id="t5_866" class="t s3_866">An architectural extension augments the number of performance and event-select registers by adding </span>
<span id="t6_866" class="t s3_866">two more processor counter / event-select pairs. Further extensions add four counter / event-select </span>
<span id="t7_866" class="t s3_866">pairs dedicated to counting Northbridge (NB) events and four counter / event-select pairs dedicated to </span>
<span id="t8_866" class="t s3_866">counting L2 cache (L2I) events. </span>
<span id="t9_866" class="t s3_866">Core logic includes instruction execution pipelines, execution units, and caches closest to the </span>
<span id="ta_866" class="t s3_866">execution hardware. The NB includes logic that routes data traffic between caches, external I/O </span>
<span id="tb_866" class="t s3_866">devices, and a system memory controller which reads and writes system memory (usually </span>
<span id="tc_866" class="t s3_866">implemented as external DRAM). The L2 cache is a cache that is further away from the processor core </span>
<span id="td_866" class="t s3_866">than the L1 cache or caches. This cache is normally larger than the L1 cache(s) and requires more </span>
<span id="te_866" class="t s3_866">processor cycles to access. An L2 cache may be shared between physical processor cores. </span>
<span id="tf_866" class="t s3_866">All implementations support the base set of four performance counter / event-select pairs. Support for </span>
<span id="tg_866" class="t s3_866">the extended performance monitoring registers and the performance-related events selectable via the </span>
<span id="th_866" class="t s3_866">*PerfEvtSel registers vary by implementation and are described in the </span><span id="ti_866" class="t s4_866">BIOS and Kernel Developer’s </span>
<span id="tj_866" class="t s4_866">Guide (BKDG) </span><span id="tk_866" class="t s3_866">or </span><span id="tl_866" class="t s4_866">Processor Programming Reference Manual (PPR) </span><span id="tm_866" class="t s3_866">for that processor. </span>
<span id="tn_866" class="t s3_866">Core performance counters are used to count processor core events, such as data-cache misses, or the </span>
<span id="to_866" class="t s3_866">duration of events, such as the number of clocks it takes to return data from memory after a cache miss. </span>
<span id="tp_866" class="t s3_866">During event counting, hardware increments a counter each time it detects an occurrence of a specified </span>
<span id="tq_866" class="t s3_866">event. During duration measurement, hardware counts the number of processor clock cycles required </span>
<span id="tr_866" class="t s3_866">to complete a specific hardware function. </span>
<span id="ts_866" class="t s3_866">NB performance counters are used to count events that occur within the Northbridge. The L2I </span>
<span id="tt_866" class="t s3_866">performance counters are used to count events associated with accessing the L2 cache. </span>
<span id="tu_866" class="t s3_866">Performance counters and event-select registers are implemented as machine-specific registers </span>
<span id="tv_866" class="t s3_866">(MSRs). The base set of four PerfCtr and PerfEvtSel registers are accessed via a legacy set of MSRs </span>
<span id="tw_866" class="t s3_866">and the extended set of six core PerfCtr / PerfEvtSel registers are accessed via a different set. Extended </span>
<span id="tx_866" class="t s3_866">core PerfCtr / PerfEvtSel registers 0–3 alias the legacy set. </span>
<span id="ty_866" class="t s3_866">Support for the extended set of core PerfCtr registers and associated PerfEvtSel registers, as well as the </span>
<span id="tz_866" class="t s3_866">sets of Northbridge and L2 cache counter / event-select pairs are indicated by CPUID feature bits. See </span>
<span id="t10_866" class="t s3_866">“Detecting Hardware Support for Performance Counters” on page </span><span id="t11_866" class="t s3_866">420. The MSR address assignments </span>
<span id="t12_866" class="t s3_866">for the legacy and extended performance / event-select pairs are listed in Appendix A, Section A.6, </span>
<span id="t13_866" class="t s3_866">“Performance-Monitoring MSRs” on page 724. </span>
<span id="t14_866" class="t s3_866">The length, in bits, of the performance counters is implementation-dependent, but the maximum </span>
<span id="t15_866" class="t s3_866">length supported is 64 bits. Figure 13</span><span id="t16_866" class="t s5_866">-</span><span id="t17_866" class="t s3_866">10 shows the format of the performance counter registers. </span>
<span id="t18_866" class="t s6_866">Figure 13</span><span id="t19_866" class="t s7_866">-</span><span id="t1a_866" class="t s6_866">10. </span><span id="t1b_866" class="t s6_866">Performance Counter Format </span>
<span id="t1c_866" class="t s8_866">63 </span><span id="t1d_866" class="t s8_866">0 </span>
<span id="t1e_866" class="t s9_866">event or duration count </span>
<span id="t1f_866" class="t sa_866">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
