{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731389030647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731389030652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:23:35 2024 " "Processing started: Tue Nov 12 00:23:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731389030652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731389030652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off power -c power " "Command: quartus_map --read_settings_files=on --write_settings_files=off power -c power" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731389030652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731389031647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731389031647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power.v 2 2 " "Found 2 design units, including 2 entities, in source file power.v" { { "Info" "ISGN_ENTITY_NAME" "1 power " "Found entity 1: power" {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731389038746 ""} { "Info" "ISGN_ENTITY_NAME" "2 powerFSM " "Found entity 2: powerFSM" {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731389038746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731389038746 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "up power.v(16) " "Verilog HDL error at power.v(16): object \"up\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "down power.v(16) " "Verilog HDL error at power.v(16): object \"down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "left power.v(17) " "Verilog HDL Module Declaration error at power.v(17): top module port \"left\" is not found in the port list" {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 17 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "right power.v(17) " "Verilog HDL Module Declaration error at power.v(17): top module port \"right\" is not found in the port list" {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 17 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "up power.v(27) " "Verilog HDL error at power.v(27): object \"up\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "down power.v(29) " "Verilog HDL error at power.v(29): object \"down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "up power.v(34) " "Verilog HDL error at power.v(34): object \"up\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "down power.v(36) " "Verilog HDL error at power.v(36): object \"down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "up power.v(41) " "Verilog HDL error at power.v(41): object \"up\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "down power.v(43) " "Verilog HDL error at power.v(43): object \"down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "up power.v(48) " "Verilog HDL error at power.v(48): object \"up\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "down power.v(50) " "Verilog HDL error at power.v(50): object \"down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "up power.v(55) " "Verilog HDL error at power.v(55): object \"up\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "down power.v(57) " "Verilog HDL error at power.v(57): object \"down\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "power.v(12) " "Verilog HDL Instantiation warning at power.v(12): instance has no name" {  } { { "power.v" "" { Text "W:/ece241/project/power/power.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1731389038777 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731389040865 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 00:24:00 2024 " "Processing ended: Tue Nov 12 00:24:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731389040865 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731389040865 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731389040865 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731389040865 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731389042387 ""}
