// Seed: 2903143084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(*) begin : LABEL_0
    if (1 < 1) assume (1);
  end
  wire id_8 = 1;
  wire id_9;
  assign id_1 = id_4 ? 1 == id_4 : id_1;
  tri id_10 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8
);
  assign id_4 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_11;
  supply0 id_12 = 1;
endmodule
