<h2 align="center">Verilog Daily Practice</h2>

<p align="center">
This repository contains my <b>daily Verilog practice code</b> as part of my continuous learning journey in 
<b>digital design</b>.<br>
I explore fundamental and advanced topics like <b>combinational & sequential logic</b>, 
<b>RTL design</b>, and <b>testbench development</b>.  
</p>

<p align="center">
ğŸ’¡ <i>Feel free to explore, learn, or suggest improvements!</i>
</p>

---

<h3 align="center">ğŸ› ï¸ Tools & Technologies</h3>

<p align="center">
  <img src="https://img.shields.io/badge/Xilinx%20Vivado-FFB400?style=for-the-badge&logo=xilinx&logoColor=black" alt="Vivado"/>
  <img src="https://img.shields.io/badge/ModelSim-00629B?style=for-the-badge&logoColor=white" alt="ModelSim"/>
</p>

---

