$date
	Mon Dec 11 23:52:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux4_to_1 $end
$var wire 1 ! z $end
$var reg 4 " din [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module DUT $end
$var wire 4 $ din [3:0] $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1011 $
b0 #
b1011 "
1!
$end
#5
b1 #
b1 %
#10
0!
b10 #
b10 %
#15
1!
b11 #
b11 %
#20
b0 #
b0 %
#25
b1 #
b1 %
#30
0!
b10 #
b10 %
#35
1!
b11 #
b11 %
#40
b0 #
b0 %
b11 "
b11 $
#45
b1 #
b1 %
#50
0!
b10 #
b10 %
#55
b11 #
b11 %
#60
1!
b0 #
b0 %
#65
b1 #
b1 %
#70
0!
b10 #
b10 %
#75
b11 #
b11 %
#80
1!
b0 #
b0 %
b1111 "
b1111 $
#85
b1 #
b1 %
#90
b10 #
b10 %
#95
b11 #
b11 %
#100
b0 #
b0 %
#105
b1 #
b1 %
#110
b10 #
b10 %
#115
b11 #
b11 %
#120
0!
b0 #
b0 %
b110 "
b110 $
