# compile vhdl design source files
vhdl xil_defaultlib  "../../../RAT_3.srcs/sources_1/new/REG_FILE.vhd"
vhdl xil_defaultlib  "../../../RAT_3.srcs/sim_1/new/test_bench_reg.vhd"

# Do not sort compile order
nosort
