/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [19:0] celloutsig_0_7z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [28:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  reg [3:0] celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [24:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_3z | ~(celloutsig_1_4z[5]);
  assign celloutsig_1_10z = celloutsig_1_8z[9] | ~(celloutsig_1_5z[1]);
  assign celloutsig_0_5z = celloutsig_0_2z | ~(in_data[47]);
  assign celloutsig_0_33z = ~(celloutsig_0_1z ^ celloutsig_0_12z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[1] ^ in_data[191]);
  assign celloutsig_1_17z = ~(celloutsig_1_12z ^ celloutsig_1_13z);
  assign celloutsig_1_9z = celloutsig_1_0z[5:1] / { 1'h1, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_1z } % { 1'h1, in_data[76], in_data[0] };
  assign celloutsig_1_1z = in_data[138:136] % { 1'h1, in_data[178:177] };
  assign celloutsig_1_11z = { celloutsig_1_5z[16:7], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z } % { 1'h1, celloutsig_1_8z[23:2], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_5z } % { 1'h1, celloutsig_1_16z[9:0], celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_19z = { celloutsig_0_0z[4], celloutsig_0_14z, celloutsig_0_15z } % { 1'h1, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_1z = | in_data[16:13];
  assign celloutsig_1_4z = { celloutsig_1_2z[6], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } <<< in_data[147:142];
  assign celloutsig_1_16z = { in_data[137:136], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z } <<< celloutsig_1_8z[23:13];
  assign celloutsig_1_2z = in_data[132:125] ~^ { celloutsig_1_0z[5], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[161:145] ~^ in_data[125:109];
  assign celloutsig_1_8z = in_data[187:163] ~^ { in_data[166:150], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_34z = ~((celloutsig_0_4z & celloutsig_0_19z[2]) | celloutsig_0_33z);
  assign celloutsig_0_12z = ~((celloutsig_0_2z & celloutsig_0_7z[8]) | celloutsig_0_7z[8]);
  assign celloutsig_0_2z = ~((in_data[75] & celloutsig_0_0z[6]) | celloutsig_0_0z[12]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 14'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[65:52];
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[112:106];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_18z = celloutsig_1_4z[3:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 20'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[56:39], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[0] & celloutsig_0_0z[7]) | (in_data[72] & celloutsig_0_3z[0]));
  assign celloutsig_1_12z = ~((celloutsig_1_11z[28] & celloutsig_1_9z[3]) | (celloutsig_1_8z[7] & in_data[160]));
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_11z[22]) | (celloutsig_1_3z & in_data[118]));
  assign celloutsig_0_14z = ~((celloutsig_0_12z & celloutsig_0_2z) | (celloutsig_0_0z[12] & celloutsig_0_1z));
  assign celloutsig_0_15z = ~((celloutsig_0_12z & in_data[76]) | (1'h1 & 1'h1));
  assign { out_data[131:128], out_data[115:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
