
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1
Install: C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 115R, Built Feb 12 2019 09:25:38

Modified Files: 9
FID:  path (prevtimestamp, timestamp)
0        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32)
1        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32)
2        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\generic\gw1ns.v (N/A, 2019-02-12 13:01:50)
3        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\hypermods.v (N/A, 2019-02-12 11:21:14)
4        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2019-02-12 11:21:14)
5        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2019-02-12 11:21:14)
6        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2019-02-12 11:21:14)
7        C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\config.v (N/A, 2019-03-07 13:32:21)
8        C:\Users\Grant\Documents\Gowin\DK-START-GW1NS2-LED-test-demo\fpga\src\gowin_empu\temp\gw_empu\gowin_empu_name.v (N/A, 2019-03-07 13:32:21)

*******************************************************************
Modules that may have changed as a result of file changes: 15
MID:  lib.cell.view
0        work.GW_CLKDIV.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
1        work.GW_FLASH.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
2        work.GW_GPIO.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
3        work.GW_SRAM.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
4        work.Gowin_EMPU.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
5        work.SPI.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
6        work.\~Gowin_EMPU.Gowin_EMPU.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
7        work.gw_apb2_i2c_master.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
8        work.gw_apb2_uart_tx.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
9        work.gw_cmsdk_apb2_adc.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
10       work.gw_cmsdk_apb2_slave_mux.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
11       work.gw_cmsdk_apb2_spi.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
12       work.gw_int_apb2_decoder.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
13       work.gw_peripherals_interconnect.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)
14       work.gw_rom_flash.verilog may have changed because the following files changed:
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu.v (N/A, 2019-02-21 00:07:32) <-- (module definition)
                        C:\Gowin\Gowin_YunYuan_V1.9.0Beta\IDE\ipcore\GOWIN_EMPU\data\gowin_empu_top.v (N/A, 2019-02-21 00:07:32) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
