const std = @import("std");
const sink = std.log.scoped(.cpu);

const arch = @import("arch.zig");
const trap = @import("trap.zig");
const smp = @import("../smp.zig");

const SaveType = enum {
    fxsave,
    xsave,
    xsaveopt,
    xsavec,
    xsaves,
};

const FpuState = extern struct {
    // legacy x87 fpu context
    ctrl: u16,
    status: u16,
    tag: u16,
    fop: u16,
    ip: u64,
    dp: u64,

    // mxcsr control double-words
    mxcsr: u32,
    mxcsr_mask: u32,

    // x87 floating point regs
    st_regs: [32]u32,

    // SSE simd regs and padding
    xmm_regs: [64]u32,
    padding: [24]u32,
};

const XSaveState = extern struct {
    fpu_state: FpuState,
    xfeatures: u64,
    xcomp_bv: u64,
    reserved: [6]u64,
};

comptime {
    std.debug.assert(@sizeOf(FpuState) == 512);
    std.debug.assert(@sizeOf(XSaveState) == 512 + 64);
}

// the combined bits of every supported XCR0 extension
const supported_mask = 0x602e7;

var fpu_storage_size: usize = 0;
var fpu_storage_align: usize = 0;
var fpu_mode: SaveType = undefined;

inline fn wrxcr(comptime reg: usize, value: u64) void {
    var edx: u32 = @truncate(u32, value >> 32);
    var eax: u32 = @truncate(u32, value);

    asm volatile ("xsetbv"
        :
        : [eax] "{eax}" (eax),
          [edx] "{edx}" (edx),
          [ecx] "{ecx}" (reg),
        : "memory"
    );
}

pub export fn handleSyscall(frame: *trap.TrapFrame) callconv(.C) void {
    sink.err("unsupported syscall #{}!", .{frame.rax});
    while (true) {}
}

pub fn fpuRestore(save_area: []const u8) void {
    std.debug.assert(@ptrToInt(&save_area) % fpu_storage_align == 0);

    var rbfm: u32 = 0xffffffff;
    var rbfm_high: u32 = 0xffffffff;

    switch (fpu_mode) {
        .xsave, .xsavec, .xsaveopt => {
            asm volatile ("xrstorq (%[context])"
                :
                : [context] "r" (save_area),
                  [eax] "{eax}" (rbfm),
                  [edx] "{edx}" (rbfm_high),
                : "memory"
            );
        },
        .xsaves => {
            asm volatile ("xrstorsq (%[context])"
                :
                : [context] "r" (save_area),
                  [eax] "{eax}" (rbfm),
                  [edx] "{edx}" (rbfm_high),
                : "memory"
            );
        },
        .fxsave => {
            asm volatile ("fxrstorq (%[context])"
                :
                : [context] "r" (save_area),
                : "memory"
            );
        },
    }
}

pub fn fpuSave(save_area: []const u8) void {
    std.debug.assert(@ptrToInt(&save_area) % fpu_storage_align == 0);

    var rbfm: u32 = 0xffffffff;
    var rbfm_high: u32 = 0xffffffff;

    switch (fpu_mode) {
        .xsave => {
            asm volatile ("xsaveq (%[context])"
                :
                : [context] "r" (@ptrToInt(&save_area)),
                  [eax] "{eax}" (rbfm),
                  [edx] "{edx}" (rbfm_high),
                : "memory"
            );
        },
        .xsavec => {
            asm volatile ("xsavecq (%[context])"
                :
                : [context] "r" (@ptrToInt(&save_area)),
                  [eax] "{eax}" (rbfm),
                  [edx] "{edx}" (rbfm_high),
                : "memory"
            );
        },
        .xsaves => {
            asm volatile ("xsavesq (%[context])"
                :
                : [context] "r" (@ptrToInt(&save_area)),
                  [eax] "{eax}" (rbfm),
                  [edx] "{edx}" (rbfm_high),
                : "memory"
            );
        },
        .xsaveopt => {
            asm volatile ("xsaveoptq (%[context])"
                :
                : [context] "r" (@ptrToInt(&save_area)),
                  [eax] "{eax}" (rbfm),
                  [edx] "{edx}" (rbfm_high),
                : "memory"
            );
        },
        .fxsave => {
            asm volatile ("fxsaveq (%[context])"
                :
                : [context] "r" (@ptrToInt(&save_area)),
                : "memory"
            );
        },
    }
}

pub fn printBrandName() void {
    if (!smp.isBsp())
        return;

    var raw_brand: [12]u32 = undefined;
    var leaf1 = arch.cpuid(0x80000002, 0);
    var leaf2 = arch.cpuid(0x80000003, 0);
    var leaf3 = arch.cpuid(0x80000004, 0);

    raw_brand[0..12].* = .{
        leaf1.eax, leaf1.ebx, leaf1.ecx, leaf1.edx,
        leaf2.eax, leaf2.ebx, leaf2.ecx, leaf2.edx,
        leaf3.eax, leaf3.ebx, leaf3.ecx, leaf3.edx,
    };

    // remove leading spaces
    var start: usize = 0;
    var brand: [*]u8 = @ptrCast([*]u8, &raw_brand)[0 .. 12 * 4];
    while (brand[start] == ' ') : (start += 1) {}

    sink.info("core name is {s}", .{brand[start .. 12 * 4]});
}

pub fn setupFpu() void {
    // enable SSE & FXSAVE/FXRSTOR
    arch.wrcr4(arch.rdcr4() | (3 << 9));

    if (arch.cpuid(1, 0).ecx & (1 << 26) != 0) {
        arch.wrcr4(arch.rdcr4() | (1 << 18));
        fpu_storage_align = 64;
        fpu_mode = .xsave;

        var result = arch.cpuid(0xD, 1);
        if (result.eax & (1 << 0) != 0) {
            fpu_mode = .xsaveopt;
        }
        if (result.eax & (1 << 1) != 0) {
            fpu_mode = .xsavec;
        }
        if (result.eax & (1 << 3) != 0) {
            fpu_mode = .xsaves;

            // clear XSS, since munix doesn't support any supervisor states
            arch.wrmsr(0xda0, 0);
        }

        wrxcr(0, @as(u64, arch.cpuid(0xD, 0).eax) & supported_mask);
        result = arch.cpuid(0xD, 0);

        if (smp.isBsp()) {
            sink.info("supported extensions bitmask: 0x{X}", .{result.eax});
        }

        switch (fpu_mode) {
            .xsave, .xsaveopt => {
                fpu_storage_size = result.ecx;
            },
            .xsavec => {
                fpu_storage_size = result.ebx;
            },
            .xsaves => {
                fpu_storage_size = arch.cpuid(0xD, 1).ebx;
            },
            else => {},
        }
    } else {
        fpu_storage_size = 512;
        fpu_storage_align = 16;
        fpu_mode = .fxsave;
    }

    if (smp.isBsp()) {
        sink.info(
            "using \"{s}\" instruction (with size={}) for FPU context management",
            .{ @tagName(fpu_mode), fpu_storage_size },
        );
    }
}

pub fn init() void {
    // print CPU name and FPU information
    printBrandName();
    setupFpu();

    // set the CPU to a acceptable state
    arch.wrcr0((arch.rdcr0() & ~@as(u64, 1 << 2)) | 0b10);
    arch.wrcr4(arch.rdcr4() | (1 << 7));

    // enable pkeys (if supported)
    if (arch.cpuid(7, 0).ecx & (1 << 3) != 0) {
        arch.wrcr4(arch.rdcr4() | (1 << 22));
    }

    // enable umip (if supported)
    if (arch.cpuid(7, 0).ecx & (1 << 2) != 0) {
        arch.wrcr4(arch.rdcr4() | (1 << 11));
    }

    // enable syscall
    arch.wrmsr(0xC0000081, (@as(u64, 0x30 | 0b11) << 48) | ((@as(u64, 0x28) << 32)));
    arch.wrmsr(0xC0000082, @ptrToInt(&syscallEntry));
    arch.wrmsr(0xC0000080, arch.rdmsr(0xC0000080) | 1);
    arch.wrmsr(0xC0000084, ~@as(u32, 2));

    // match the PAT to paging.zig's expectations, which means the following...
    //   PA6 => Formerly Weak Uncacheable, now Write Protect
    //   PA7 => Formerly Uncacheable, now Write Combining
    //
    // see the following for more:
    //   AMD Programmer's Manual Volume 2, Section 7.8.2
    // arch.wrmsr(0x277, 0x105040600070406);
}

fn syscallEntry() callconv(.Naked) void {
    // zig fmt: off
    asm volatile (
        // perform a swapgs and switch to the kernel stack
        \\swapgs
        \\movq %rsp, %%gs:16
        \\movq %%gs:28, %rsp
        \\sti

        // create a fake trapframe header
        \\pushq $0x38
        \\pushq %%gs:16
        \\pushq %r11
        \\pushq $0x40
        \\pushq %rcx
        \\pushq $0
        \\pushq $0

        // push remaining registers
        \\push %r15
        \\push %r14
        \\push %r13
        \\push %r12
        \\push %r11
        \\push %r10
        \\push %r9
        \\push %r8
        \\push %rbp
        \\push %rdi
        \\push %rsi
        \\push %rdx
        \\push %rcx
        \\push %rbx
        \\push %rax
        \\cld

        // call the syscall handler
        \\mov %rsp, %rdi
        \\xor %rbp, %rbp
        \\call handleSyscall

        // pop the trapframe back into place
        \\pop %rax
        \\pop %rbx
        \\pop %rcx
        \\pop %rdx
        \\pop %rsi
        \\pop %rdi
        \\pop %rbp
        \\pop %r8
        \\pop %r9
        \\pop %r10
        \\pop %r11
        \\pop %r12
        \\pop %r13
        \\pop %r14
        \\pop %r15
        \\add $16, %rsp

        // restore the context back to place
        \\cli
        \\mov %rsp, %%gs:16
        \\swapgs
        \\sysretq
    );
    // zig fmt: on
}
