<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv</a>
defines: 
time_elapsed: 2.208s
ram usage: 53500 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdqjvjv29/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpdqjvjv29/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdqjvjv29/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdqjvjv29/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiTaskFunc:
   \_function: (fn0), line:3
     |vpiName:fn0
     |vpiFullName:work@top.fn0
     |vpiIODecl:
     \_io_decl: (@@BAD_SYMBOL@@), line:1, parent:fn0
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:5
     |vpiIODecl:
     \_io_decl: (@@BAD_SYMBOL@@), line:1, parent:fn0
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:5
     |vpiStmt:
     \_begin: , parent:fn0
       |vpiFullName:work@top.fn0
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (y), line:6
           |vpiName:y
           |vpiFullName:work@top.fn0.y
         |vpiRhs:
         \_ref_obj: (b.sum), line:6
           |vpiName:b.sum
           |vpiFullName:work@top.fn0.b.sum
       |vpiStmt:
       \_assignment: , line:7
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (y), line:7
           |vpiName:y
           |vpiFullName:work@top.fn0.y
         |vpiRhs:
         \_ref_obj: (b.product), line:7
           |vpiName:b.product
           |vpiFullName:work@top.fn0.b.product
       |vpiStmt:
       \_assignment: , line:8
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (y), line:8
           |vpiName:y
           |vpiFullName:work@top.fn0.y
         |vpiRhs:
         \_method_func_call: (b), line:8
           |vpiName:b
   |vpiTaskFunc:
   \_function: (fn1), line:11
     |vpiName:fn1
     |vpiFullName:work@top.fn1
     |vpiIODecl:
     \_io_decl: (@@BAD_SYMBOL@@), line:1, parent:fn1
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:5
     |vpiIODecl:
     \_io_decl: (@@BAD_SYMBOL@@), line:1, parent:fn1
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:5
     |vpiStmt:
     \_assignment: , line:14, parent:fn1
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (y), line:14
         |vpiName:y
         |vpiFullName:work@top.fn1.y
       |vpiRhs:
       \_method_func_call: (m), line:14
         |vpiName:m
   |vpiTaskFunc:
   \_function: (fn2), line:17
     |vpiName:fn2
     |vpiFullName:work@top.fn2
     |vpiIODecl:
     \_io_decl: (@@BAD_SYMBOL@@), line:1, parent:fn2
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:5
     |vpiIODecl:
     \_io_decl: (@@BAD_SYMBOL@@), line:1, parent:fn2
       |vpiName:@@BAD_SYMBOL@@
       |vpiDirection:5
     |vpiStmt:
     \_assignment: , line:20, parent:fn2
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (y), line:20
         |vpiName:y
         |vpiFullName:work@top.fn2.y
       |vpiRhs:
       \_method_func_call: (bit_arr), line:20
         |vpiName:bit_arr
   |vpiNet:
   \_logic_net: (b), line:4
     |vpiName:b
     |vpiFullName:work@top.b
   |vpiNet:
   \_logic_net: (y), line:5
     |vpiName:y
     |vpiFullName:work@top.y
   |vpiNet:
   \_logic_net: (m), line:12
     |vpiName:m
     |vpiFullName:work@top.m
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (y), line:13
     |vpiName:y
     |vpiFullName:work@top.y
   |vpiNet:
   \_logic_net: (bit_arr), line:18
     |vpiName:bit_arr
     |vpiFullName:work@top.bit_arr
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (y), line:19
     |vpiName:y
     |vpiFullName:work@top.y
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p168.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (y), line:5, parent:work@top
     |vpiName:y
     |vpiFullName:work@top.y
   |vpiNet:
   \_logic_net: (y), line:13, parent:work@top
     |vpiName:y
     |vpiFullName:work@top.y
   |vpiNet:
   \_logic_net: (y), line:19, parent:work@top
     |vpiName:y
     |vpiFullName:work@top.y
   |vpiArrayNet:
   \_array_net: (b), line:4, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiSize:1
     |vpiNet:
     \_logic_net: , parent:b
       |vpiFullName:work@top.b
   |vpiArrayNet:
   \_array_net: (m), line:12, parent:work@top
     |vpiName:m
     |vpiFullName:work@top.m
     |vpiSize:4
     |vpiNet:
     \_logic_net: , parent:m
       |vpiFullName:work@top.m
       |vpiNetType:36
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:12
       |vpiLeftRange:
       \_constant: , line:12
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:12
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
     |vpiRange:
     \_range: , line:12
       |vpiLeftRange:
       \_constant: , line:12
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:12
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiArrayNet:
   \_array_net: (bit_arr), line:18, parent:work@top
     |vpiName:bit_arr
     |vpiFullName:work@top.bit_arr
     |vpiSize:1024
     |vpiNet:
     \_logic_net: , parent:bit_arr
       |vpiFullName:work@top.bit_arr
       |vpiNetType:36
     |vpiRange:
     \_range: , line:18
       |vpiLeftRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:1023
         |vpiSize:32
         |INT:1023
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \y of type 36
Object: \y of type 36
Object: \y of type 36
Object: \b of type 114
Object: \m of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bit_arr of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object: \b of type 36
Object: \y of type 36
Object: \m of type 36
Object: \y of type 36
Object: \bit_arr of type 36
Object: \y of type 36
Object: \fn0 of type 20
Object:  of type 4
Object:  of type 3
Object: \y of type 608
Object: \b.sum of type 608
Object:  of type 3
Object: \y of type 608
Object: \b.product of type 608
Object:  of type 3
Object: \y of type 608
Object: \b of type 648
ERROR: Encountered unhandled object type: 648

</pre>
</body>