% Sandia National Laboratories is a multimission laboratory managed and
% operated by National Technology & Engineering Solutions of Sandia, LLC, a
% wholly owned subsidiary of Honeywell International Inc., for the U.S.
% Department of Energyâ€™s National Nuclear Security Administration under
% contract DE-NA0003525.

% Copyright 2002-2019 National Technology & Engineering Solutions of Sandia,
% LLC (NTESS).


%%
%% Analog Device Description Table.
%%
\small

\begin{longtable}[h,t,b,p] {|
>{\setlength{\hsize}{0.40\hsize}}Y|
>{\setlength{\hsize}{0.60\hsize}}Y|} 

\caption{Devices Supported by Xyce\label{deviceListTable}} \\ \hline

\rowcolor{XyceDarkBlue}
\color{white}\bf Device &
\color{white}\bf Comments
\\ \hline
\endhead
    Capacitor & Age-aware, semiconductor \\ \hline

    Inductor & Nonlinear mutual inductor (see below) \\ \hline

    Nonlinear Mutual Inductor & Sandia Core model (not fully PSpice
    compatible) Stability improvements\\ \hline

    Resistor (Level 1) & Semiconductor \\ \hline

    Resistor (Level 2) & Thermal Resistor \\ \hline

    Diode (Level 1) &  \\ \hline

    Diode (Level 2) & Addition of PSPICE enhancements \\ \hline

    Independent Voltage Source (VSRC) & \\ \hline

    Independent Current Source (ISRC) & \\ \hline

    Voltage Controlled Voltage Source (VCVS) & \\ \hline
    Voltage Controlled Current Source (VCCS) & \\ \hline
    Current Controlled Voltage Source (CCVS) & \\ \hline
    Current Controlled Current Source (CCCS) & \\ \hline

    Nonlinear Dependent Source  (B Source) & \\ \hline

    Bipolar Junction Transistor (BJT) (Level 1)&  \\ \hline

    Bipolar Junction Transistor (BJT) (Level 10)& 
Vertical Bipolar Intercompany (VBIC) model, version 1.2 \\ \hline

    Bipolar Junction Transistor (BJT) (Level 23)& 
FBH (Ferdinand-Braun-Institut f\"ur H\"ochstfrequenztechnik) HBT model, version 2.1 \color{red}{\bf New!} \color{black}\\ \hline

    Junction Field Effect Transistor (JFET) (Level 1)  &  
SPICE-compatible JFET model\\ \hline
    Junction Field Effect Transistor (JFET) (Level 2) &  
Shockley JFET model\\ \hline

    MESFET &  \\ \hline

    MOSFET (Level 1) &  \\ \hline
    MOSFET (Level 2) &  Spice level 2 MOSFET \\ \hline
    MOSFET (Level 3) &  \\ \hline
    MOSFET (Level 6) &  Spice level 6 MOSFET \\ \hline
    MOSFET (Level 9) &  BSIM3 model \\ \hline
    MOSFET (Level 10) & BSIM SOI model \\ \hline
    MOSFET (Level 14) & BSIM4 model \\ \hline
    MOSFET (Level 18) &  VDMOS general model \\ \hline
    MOSFET (Level 103 ) & PSP model \\ \hline
    MOSFET (Level 301)& EKV model \\ \hline

    Transmission Line &  Lossless \\ \hline
    Transmission Line &  Lossy \color{red}{\bf New!} \color{black}\\ \hline

    Controlled Switch (S,W) (VSWITCH/ISWITCH) & Voltage or current controlled\\ \hline

    Generic Switch (SW) & Controlled by an expression\\ \hline

    PDE Devices (Level 1) & one-dimensional\\ \hline

    PDE Devices (Level 2) & two-dimensional\\ \hline

    Digital (Level 1)  & Behavioral Digital \\ \hline

    EXT (Level 1)  & External device, used for code coupling and power-node parasitics simulations \\ \hline

    OP AMP (Level 1) & Ideal operational amplifier \\ \hline 

    ACC & Accelerated mass device, used for simulation of electromechanical and magnetically-driven machines \\ \hline

    ROM (Level 1) & Reduced-order model device for linear (RLC) circuits\\ \hline

\end{longtable}

