{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574482012707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574482012721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 22:06:52 2019 " "Processing started: Fri Nov 22 22:06:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574482012721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482012721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482012721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574482015118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574482015118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046246 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046262 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046284 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decoder-Behavioral " "Found design unit 1: display_decoder-Behavioral" {  } { { "display_decoder.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/display_decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046301 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/display_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_opcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_opcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_opcode-Behavioral " "Found design unit 1: display_opcode-Behavioral" {  } { { "display_opcode.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/display_opcode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046320 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_opcode " "Found entity 1: display_opcode" {  } { { "display_opcode.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/display_opcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046343 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/divisor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046374 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046391 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046415 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_detencion-Behavioral " "Found design unit 1: mux_detencion-Behavioral" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_detencion.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046448 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_detencion " "Found entity 1: mux_detencion" {  } { { "mux_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046463 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dirw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046474 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046497 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046514 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046530 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046549 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046565 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046578 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046594 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046611 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_inst.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046634 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046645 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046663 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046677 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_detencion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_detencion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_detencion-Behavioral " "Found design unit 1: u_detencion-Behavioral" {  } { { "u_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_detencion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046693 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_detencion " "Found entity 1: u_detencion" {  } { { "u_detencion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_detencion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046709 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_anticipacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_anticipacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_anticipacion-Behavioral " "Found design unit 1: u_anticipacion-Behavioral" {  } { { "u_anticipacion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_anticipacion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046786 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_anticipacion " "Found entity 1: u_anticipacion" {  } { { "u_anticipacion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_anticipacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482046786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482046786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574482047083 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "etapa2 inst3 " "Block or symbol \"etapa2\" of instance \"inst3\" overlaps another block or symbol" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 232 784 1016 712 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574482047095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa3 etapa3:inst2 " "Elaborating entity \"etapa3\" for hierarchy \"etapa3:inst2\"" {  } { { "pipeline.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 304 1320 1544 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 etapa3:inst2\|registro_1:inst100 " "Elaborating entity \"registro_1\" for hierarchy \"etapa3:inst2\|registro_1:inst100\"" {  } { { "etapa3.bdf" "inst100" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 384 1304 1496 496 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch etapa3:inst2\|branch:inst4 " "Elaborating entity \"branch\" for hierarchy \"etapa3:inst2\|branch:inst4\"" {  } { { "etapa3.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 336 1032 1216 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047168 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch branch.vhd(18) " "VHDL Process Statement warning at branch.vhd(18): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/branch.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047173 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch branch.vhd(18) " "Inferred latch for \"branch\" at branch.vhd(18)" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/branch.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047174 "|pipeline|etapa3:inst2|branch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr etapa3:inst2\|ccr:inst3 " "Elaborating entity \"ccr\" for hierarchy \"etapa3:inst2\|ccr:inst3\"" {  } { { "etapa3.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 352 744 904 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047181 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ni ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ni\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047186 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047186 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"vi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047186 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047186 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hi ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"hi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047186 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii ccr.vhd(30) " "VHDL Process Statement warning at ccr.vhd(30): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047187 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii ccr.vhd(30) " "Inferred latch for \"ii\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047187 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi ccr.vhd(30) " "Inferred latch for \"hi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047187 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci ccr.vhd(30) " "Inferred latch for \"ci\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047188 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vi ccr.vhd(30) " "Inferred latch for \"vi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047188 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi ccr.vhd(30) " "Inferred latch for \"zi\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047188 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ni ccr.vhd(30) " "Inferred latch for \"ni\" at ccr.vhd(30)" {  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047188 "|pipeline|etapa3:inst2|ccr:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa etapa3:inst2\|upa:inst " "Elaborating entity \"upa\" for hierarchy \"etapa3:inst2\|upa:inst\"" {  } { { "etapa3.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 128 400 584 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047197 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047202 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047203 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047203 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047203 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047203 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047203 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047204 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047204 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047204 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047204 "|pipeline|etapa3:inst2|upa:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 etapa3:inst2\|mux_1:inst1 " "Elaborating entity \"mux_1\" for hierarchy \"etapa3:inst2\|mux_1:inst1\"" {  } { { "etapa3.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 392 192 312 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047215 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_1.vhd(13) " "VHDL Process Statement warning at mux_1.vhd(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047216 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal mux_1.vhd(13) " "Inferred latch for \"sal\" at mux_1.vhd(13)" {  } { { "mux_1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047216 "|pipeline|etapa3:inst2|mux_1:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa3:inst2\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "etapa3.bdf" "inst8" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa3:inst2\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa3:inst2\|BUSMUX:inst8 " "Instantiated megafunction \"etapa3:inst2\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574482047408 ""}  } { { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574482047408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000 etapa3:inst2\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa3:inst2\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa3.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 80 24 136 168 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j7c " "Found entity 1: mux_j7c" {  } { { "db/mux_j7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/db/mux_j7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482047864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482047864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j7c etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_j7c:auto_generated " "Elaborating entity \"mux_j7c\" for hierarchy \"etapa3:inst2\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_j7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_anticipacion etapa3:inst2\|u_anticipacion:inst7 " "Elaborating entity \"u_anticipacion\" for hierarchy \"etapa3:inst2\|u_anticipacion:inst7\"" {  } { { "etapa3.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 128 -272 -80 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 etapa3:inst2\|reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"etapa3:inst2\|reg_acoplo_4:inst107\"" {  } { { "etapa3.bdf" "inst107" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 1168 1304 1512 1312 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc etapa3:inst2\|registro_pc:inst6 " "Elaborating entity \"registro_pc\" for hierarchy \"etapa3:inst2\|registro_pc:inst6\"" {  } { { "etapa3.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 272 1304 1544 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result etapa3:inst2\|mux_result:inst2 " "Elaborating entity \"mux_result\" for hierarchy \"etapa3:inst2\|mux_result:inst2\"" {  } { { "etapa3.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa3.bdf" { { 192 976 1176 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482047996 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dirw mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"dirw\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482047999 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datow mux_result.vhd(16) " "VHDL Process Statement warning at mux_result.vhd(16): inferring latch(es) for signal or variable \"datow\", which holds its previous value in one or more paths through the process" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[0\] mux_result.vhd(16) " "Inferred latch for \"datow\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[1\] mux_result.vhd(16) " "Inferred latch for \"datow\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[2\] mux_result.vhd(16) " "Inferred latch for \"datow\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[3\] mux_result.vhd(16) " "Inferred latch for \"datow\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[4\] mux_result.vhd(16) " "Inferred latch for \"datow\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[5\] mux_result.vhd(16) " "Inferred latch for \"datow\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[6\] mux_result.vhd(16) " "Inferred latch for \"datow\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[7\] mux_result.vhd(16) " "Inferred latch for \"datow\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[8\] mux_result.vhd(16) " "Inferred latch for \"datow\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048001 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[9\] mux_result.vhd(16) " "Inferred latch for \"datow\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[10\] mux_result.vhd(16) " "Inferred latch for \"datow\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[11\] mux_result.vhd(16) " "Inferred latch for \"datow\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[12\] mux_result.vhd(16) " "Inferred latch for \"datow\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[13\] mux_result.vhd(16) " "Inferred latch for \"datow\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[14\] mux_result.vhd(16) " "Inferred latch for \"datow\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datow\[15\] mux_result.vhd(16) " "Inferred latch for \"datow\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048002 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[0\] mux_result.vhd(16) " "Inferred latch for \"dirw\[0\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[1\] mux_result.vhd(16) " "Inferred latch for \"dirw\[1\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[2\] mux_result.vhd(16) " "Inferred latch for \"dirw\[2\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[3\] mux_result.vhd(16) " "Inferred latch for \"dirw\[3\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[4\] mux_result.vhd(16) " "Inferred latch for \"dirw\[4\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[5\] mux_result.vhd(16) " "Inferred latch for \"dirw\[5\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[6\] mux_result.vhd(16) " "Inferred latch for \"dirw\[6\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048003 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[7\] mux_result.vhd(16) " "Inferred latch for \"dirw\[7\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048004 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[8\] mux_result.vhd(16) " "Inferred latch for \"dirw\[8\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048004 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[9\] mux_result.vhd(16) " "Inferred latch for \"dirw\[9\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048004 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[10\] mux_result.vhd(16) " "Inferred latch for \"dirw\[10\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048004 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[11\] mux_result.vhd(16) " "Inferred latch for \"dirw\[11\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048004 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[12\] mux_result.vhd(16) " "Inferred latch for \"dirw\[12\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048005 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[13\] mux_result.vhd(16) " "Inferred latch for \"dirw\[13\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048005 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[14\] mux_result.vhd(16) " "Inferred latch for \"dirw\[14\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048005 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirw\[15\] mux_result.vhd(16) " "Inferred latch for \"dirw\[15\]\" at mux_result.vhd(16)" {  } { { "mux_result.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_result.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048005 "|pipeline|etapa3:inst2|mux_result:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst5 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst5\"" {  } { { "pipeline.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { -80 64 192 0 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048124 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "limite divisor.vhd(20) " "VHDL Variable Declaration warning at divisor.vhd(20): used initial value expression for variable \"limite\" because variable was never assigned a value" {  } { { "divisor.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/divisor.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574482048128 "|pipeline|divisor:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa2 etapa2:inst3 " "Elaborating entity \"etapa2\" for hierarchy \"etapa2:inst3\"" {  } { { "pipeline.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 232 784 1016 712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 etapa2:inst3\|reg_acoplo_3:inst10 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"etapa2:inst3\|reg_acoplo_3:inst10\"" {  } { { "etapa2.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 832 1944 2168 1104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_detencion etapa2:inst3\|mux_detencion:inst11 " "Elaborating entity \"mux_detencion\" for hierarchy \"etapa2:inst3\|mux_detencion:inst11\"" {  } { { "etapa2.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 736 -352 -128 1104 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_detencion etapa2:inst3\|u_detencion:instdetencion " "Elaborating entity \"u_detencion\" for hierarchy \"etapa2:inst3\|u_detencion:instdetencion\"" {  } { { "etapa2.bdf" "instdetencion" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 1128 32 224 1240 "instdetencion" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control etapa2:inst3\|u_control:inst206 " "Elaborating entity \"u_control\" for hierarchy \"etapa2:inst3\|u_control:inst206\"" {  } { { "etapa2.bdf" "inst206" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 752 -616 -424 1088 "inst206" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048180 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048184 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels1 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels1\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048184 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sr u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sr\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048184 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cin u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cin\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048184 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sels2 u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"sels2\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048184 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldato u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldato\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selsrc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selsrc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldir u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldir\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selop u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selop\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selresult u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selresult\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selc u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selc\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cadj u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"cadj\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selfalgs u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selfalgs\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbranch u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selbranch\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vf u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"vf\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selregw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"selregw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"memw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seldirw u_control.vhd(30) " "VHDL Process Statement warning at u_control.vhd(30): inferring latch(es) for signal or variable \"seldirw\", which holds its previous value in one or more paths through the process" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[0\] u_control.vhd(30) " "Inferred latch for \"seldirw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048185 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldirw\[1\] u_control.vhd(30) " "Inferred latch for \"seldirw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048186 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memw u_control.vhd(30) " "Inferred latch for \"memw\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048186 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[0\] u_control.vhd(30) " "Inferred latch for \"selregw\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048186 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[1\] u_control.vhd(30) " "Inferred latch for \"selregw\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048186 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregw\[2\] u_control.vhd(30) " "Inferred latch for \"selregw\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048186 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vf u_control.vhd(30) " "Inferred latch for \"vf\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048187 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[0\] u_control.vhd(30) " "Inferred latch for \"selbranch\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048187 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[1\] u_control.vhd(30) " "Inferred latch for \"selbranch\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048187 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbranch\[2\] u_control.vhd(30) " "Inferred latch for \"selbranch\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048187 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[0\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048187 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[1\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048187 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[2\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selfalgs\[3\] u_control.vhd(30) " "Inferred latch for \"selfalgs\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cadj u_control.vhd(30) " "Inferred latch for \"cadj\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selc u_control.vhd(30) " "Inferred latch for \"selc\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[0\] u_control.vhd(30) " "Inferred latch for \"selresult\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selresult\[1\] u_control.vhd(30) " "Inferred latch for \"selresult\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[0\] u_control.vhd(30) " "Inferred latch for \"selop\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[1\] u_control.vhd(30) " "Inferred latch for \"selop\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[2\] u_control.vhd(30) " "Inferred latch for \"selop\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selop\[3\] u_control.vhd(30) " "Inferred latch for \"selop\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[0\] u_control.vhd(30) " "Inferred latch for \"seldir\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldir\[1\] u_control.vhd(30) " "Inferred latch for \"seldir\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[0\] u_control.vhd(30) " "Inferred latch for \"selsrc\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[1\] u_control.vhd(30) " "Inferred latch for \"selsrc\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selsrc\[2\] u_control.vhd(30) " "Inferred latch for \"selsrc\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seldato u_control.vhd(30) " "Inferred latch for \"seldato\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels2 u_control.vhd(30) " "Inferred latch for \"sels2\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin u_control.vhd(30) " "Inferred latch for \"cin\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048188 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr u_control.vhd(30) " "Inferred latch for \"sr\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048189 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sels1 u_control.vhd(30) " "Inferred latch for \"sels1\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048189 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[0\] u_control.vhd(30) " "Inferred latch for \"selregr\[0\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048189 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[1\] u_control.vhd(30) " "Inferred latch for \"selregr\[1\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048189 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[2\] u_control.vhd(30) " "Inferred latch for \"selregr\[2\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048189 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selregr\[3\] u_control.vhd(30) " "Inferred latch for \"selregr\[3\]\" at u_control.vhd(30)" {  } { { "u_control.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/u_control.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048189 "|pipeline|etapa2:inst3|u_control:inst206"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros etapa2:inst3\|registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"etapa2:inst3\|registros:inst700666\"" {  } { { "etapa2.bdf" "inst700666" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 56 312 528 248 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp etapa2:inst3\|registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"etapa2:inst3\|registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw etapa2:inst3\|registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"etapa2:inst3\|registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs etapa2:inst3\|registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"etapa2:inst3\|registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/registros.bdf" { { 104 928 1120 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048239 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048248 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 mux_regs.vhd(18) " "VHDL Process Statement warning at mux_regs.vhd(18): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048248 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] mux_regs.vhd(18) " "Inferred latch for \"D2\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048248 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] mux_regs.vhd(18) " "Inferred latch for \"D2\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048248 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] mux_regs.vhd(18) " "Inferred latch for \"D2\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048248 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] mux_regs.vhd(18) " "Inferred latch for \"D2\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048248 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] mux_regs.vhd(18) " "Inferred latch for \"D2\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] mux_regs.vhd(18) " "Inferred latch for \"D2\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] mux_regs.vhd(18) " "Inferred latch for \"D2\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] mux_regs.vhd(18) " "Inferred latch for \"D2\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] mux_regs.vhd(18) " "Inferred latch for \"D2\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] mux_regs.vhd(18) " "Inferred latch for \"D2\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] mux_regs.vhd(18) " "Inferred latch for \"D2\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] mux_regs.vhd(18) " "Inferred latch for \"D2\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] mux_regs.vhd(18) " "Inferred latch for \"D2\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] mux_regs.vhd(18) " "Inferred latch for \"D2\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] mux_regs.vhd(18) " "Inferred latch for \"D2\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] mux_regs.vhd(18) " "Inferred latch for \"D2\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] mux_regs.vhd(18) " "Inferred latch for \"D1\[0\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] mux_regs.vhd(18) " "Inferred latch for \"D1\[1\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] mux_regs.vhd(18) " "Inferred latch for \"D1\[2\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048249 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] mux_regs.vhd(18) " "Inferred latch for \"D1\[3\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] mux_regs.vhd(18) " "Inferred latch for \"D1\[4\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] mux_regs.vhd(18) " "Inferred latch for \"D1\[5\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] mux_regs.vhd(18) " "Inferred latch for \"D1\[6\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] mux_regs.vhd(18) " "Inferred latch for \"D1\[7\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] mux_regs.vhd(18) " "Inferred latch for \"D1\[8\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] mux_regs.vhd(18) " "Inferred latch for \"D1\[9\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] mux_regs.vhd(18) " "Inferred latch for \"D1\[10\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] mux_regs.vhd(18) " "Inferred latch for \"D1\[11\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] mux_regs.vhd(18) " "Inferred latch for \"D1\[12\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] mux_regs.vhd(18) " "Inferred latch for \"D1\[13\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] mux_regs.vhd(18) " "Inferred latch for \"D1\[14\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] mux_regs.vhd(18) " "Inferred latch for \"D1\[15\]\" at mux_regs.vhd(18)" {  } { { "mux_regs.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_regs.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048250 "|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir etapa2:inst3\|mux_dir:inst2 " "Elaborating entity \"mux_dir\" for hierarchy \"etapa2:inst3\|mux_dir:inst2\"" {  } { { "etapa2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 296 968 1136 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048288 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_dir.vhd(14) " "VHDL Process Statement warning at mux_dir.vhd(14): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048291 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_dir.vhd(14) " "Inferred latch for \"sal\[0\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048292 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_dir.vhd(14) " "Inferred latch for \"sal\[1\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048292 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_dir.vhd(14) " "Inferred latch for \"sal\[2\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048292 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_dir.vhd(14) " "Inferred latch for \"sal\[3\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048292 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_dir.vhd(14) " "Inferred latch for \"sal\[4\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048292 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_dir.vhd(14) " "Inferred latch for \"sal\[5\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_dir.vhd(14) " "Inferred latch for \"sal\[6\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_dir.vhd(14) " "Inferred latch for \"sal\[7\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_dir.vhd(14) " "Inferred latch for \"sal\[8\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_dir.vhd(14) " "Inferred latch for \"sal\[9\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_dir.vhd(14) " "Inferred latch for \"sal\[10\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_dir.vhd(14) " "Inferred latch for \"sal\[11\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_dir.vhd(14) " "Inferred latch for \"sal\[12\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048293 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_dir.vhd(14) " "Inferred latch for \"sal\[13\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048294 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_dir.vhd(14) " "Inferred latch for \"sal\[14\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048294 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_dir.vhd(14) " "Inferred latch for \"sal\[15\]\" at mux_dir.vhd(14)" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048294 "|pipeline|etapa2:inst3|mux_dir:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador etapa2:inst3\|sumador:inst3 " "Elaborating entity \"sumador\" for hierarchy \"etapa2:inst3\|sumador:inst3\"" {  } { { "etapa2.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 312 640 808 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048298 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res sumador.vhd(16) " "VHDL Process Statement warning at sumador.vhd(16): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "sumador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/sumador.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048305 "|pipeline|etapa2:inst3|sumador:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pc etapa2:inst3\|mux_pc:inst201 " "Elaborating entity \"mux_pc\" for hierarchy \"etapa2:inst3\|mux_pc:inst201\"" {  } { { "etapa2.bdf" "inst201" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 112 864 1032 224 "inst201" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048314 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sal mux_pc.vhdl(13) " "VHDL Process Statement warning at mux_pc.vhdl(13): inferring latch(es) for signal or variable \"sal\", which holds its previous value in one or more paths through the process" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048320 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[0\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[0\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048320 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[1\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[1\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048320 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[2\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[2\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048323 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[3\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[3\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048323 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[4\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[4\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048323 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[5\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[5\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[6\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[6\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[7\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[7\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[8\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[8\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[9\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[9\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[10\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[10\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[11\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[11\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048324 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[12\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[12\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048325 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[13\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[13\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048325 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[14\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[14\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048325 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal\[15\] mux_pc.vhdl(13) " "Inferred latch for \"sal\[15\]\" at mux_pc.vhdl(13)" {  } { { "mux_pc.vhdl" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_pc.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048325 "|pipeline|etapa2:inst3|mux_pc:inst201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw etapa2:inst3\|mux_dirw:inst14 " "Elaborating entity \"mux_dirw\" for hierarchy \"etapa2:inst3\|mux_dirw:inst14\"" {  } { { "etapa2.bdf" "inst14" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 712 736 912 792 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos etapa2:inst3\|memoria_datos:inst200 " "Elaborating entity \"memoria_datos\" for hierarchy \"etapa2:inst3\|memoria_datos:inst200\"" {  } { { "etapa2.bdf" "inst200" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 296 1224 1432 408 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_datos.vhd(36) " "VHDL Process Statement warning at memoria_datos.vhd(36): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574482048384 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datos memoria_datos.vhd(33) " "VHDL Process Statement warning at memoria_datos.vhd(33): inferring latch(es) for signal or variable \"datos\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048384 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memoria memoria_datos.vhd(33) " "VHDL Process Statement warning at memoria_datos.vhd(33): inferring latch(es) for signal or variable \"memoria\", which holds its previous value in one or more paths through the process" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048385 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048386 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[50\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[50\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048387 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[49\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[49\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048389 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048390 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048391 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048391 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048391 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048391 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048392 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048392 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[48\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[48\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048392 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048392 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048392 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048392 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048393 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048394 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048394 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048394 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048394 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[47\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[47\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048395 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048395 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048395 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048395 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048395 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048395 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048396 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[46\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[46\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048397 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048398 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048398 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048398 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048398 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[45\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[45\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048398 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048398 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048399 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048399 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048399 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048399 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048399 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048399 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048400 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048400 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048400 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048400 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048400 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048400 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[44\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[44\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048401 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048402 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048403 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048403 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048403 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048403 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[43\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[43\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048404 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048405 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048405 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048405 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048405 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048405 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048405 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[42\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[42\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048406 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048407 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048407 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048407 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048407 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048407 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048407 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048408 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048408 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048408 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048408 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048408 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048408 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[41\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[41\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048409 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[40\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[40\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048410 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048411 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048411 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048411 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048411 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048411 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048411 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048412 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[39\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[39\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048413 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048414 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048415 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048415 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048415 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048415 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[38\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[38\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048416 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048417 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048417 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048417 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048417 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[37\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[37\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048418 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048419 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048419 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048419 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048419 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048419 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[36\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[36\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048420 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048421 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[35\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[35\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048422 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048422 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048422 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048422 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048422 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048422 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048423 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048423 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048423 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048423 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048423 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048424 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048424 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048424 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048424 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[34\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[34\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048425 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[33\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[33\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048426 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[32\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[32\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048427 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[31\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[31\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048428 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[30\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[30\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048429 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[29\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[29\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048430 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[28\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[28\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048431 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[27\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[27\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048432 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[26\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[26\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048433 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[25\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[25\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[24\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[24\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048434 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[23\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[23\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048435 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[22\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[22\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[21\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[21\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048436 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[20\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[20\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048437 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[19\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048438 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[18\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048439 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[17\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[16\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048440 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048441 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048441 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[15\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048442 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[14\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048443 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[13\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048444 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[12\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048445 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[11\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048446 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[10\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048447 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[9\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048448 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[8\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048449 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[7\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048450 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[6\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048451 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[5\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048452 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[4\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048453 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[3\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048454 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[2\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048455 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[1\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[0\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[1\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[2\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[3\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[4\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048456 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[5\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[6\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[7\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[8\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[9\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[10\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[11\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[12\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[13\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[14\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[15\] memoria_datos.vhd(33) " "Inferred latch for \"memoria\[0\]\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[0\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[0\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[1\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[1\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[2\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[2\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[3\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[3\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048457 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[4\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[4\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[5\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[5\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[6\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[6\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[7\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[7\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[8\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[8\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[9\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[9\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[10\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[10\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[11\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[11\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[12\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[12\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[13\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[13\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[14\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[14\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datos\[15\] memoria_datos.vhd(33) " "Inferred latch for \"datos\[15\]\" at memoria_datos.vhd(33)" {  } { { "memoria_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_datos.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048458 "|pipeline|etapa2:inst3|memoria_datos:inst200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src etapa2:inst3\|mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"etapa2:inst3\|mux_src:inst202\"" {  } { { "etapa2.bdf" "inst202" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 552 1600 1784 696 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048468 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP1 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP1\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OP2 mux_src.vhd(17) " "VHDL Process Statement warning at mux_src.vhd(17): inferring latch(es) for signal or variable \"OP2\", which holds its previous value in one or more paths through the process" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[0\] mux_src.vhd(17) " "Inferred latch for \"OP2\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[1\] mux_src.vhd(17) " "Inferred latch for \"OP2\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[2\] mux_src.vhd(17) " "Inferred latch for \"OP2\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[3\] mux_src.vhd(17) " "Inferred latch for \"OP2\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[4\] mux_src.vhd(17) " "Inferred latch for \"OP2\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[5\] mux_src.vhd(17) " "Inferred latch for \"OP2\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[6\] mux_src.vhd(17) " "Inferred latch for \"OP2\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[7\] mux_src.vhd(17) " "Inferred latch for \"OP2\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[8\] mux_src.vhd(17) " "Inferred latch for \"OP2\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[9\] mux_src.vhd(17) " "Inferred latch for \"OP2\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[10\] mux_src.vhd(17) " "Inferred latch for \"OP2\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[11\] mux_src.vhd(17) " "Inferred latch for \"OP2\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[12\] mux_src.vhd(17) " "Inferred latch for \"OP2\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[13\] mux_src.vhd(17) " "Inferred latch for \"OP2\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[14\] mux_src.vhd(17) " "Inferred latch for \"OP2\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048471 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP2\[15\] mux_src.vhd(17) " "Inferred latch for \"OP2\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[0\] mux_src.vhd(17) " "Inferred latch for \"OP1\[0\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[1\] mux_src.vhd(17) " "Inferred latch for \"OP1\[1\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[2\] mux_src.vhd(17) " "Inferred latch for \"OP1\[2\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[3\] mux_src.vhd(17) " "Inferred latch for \"OP1\[3\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[4\] mux_src.vhd(17) " "Inferred latch for \"OP1\[4\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[5\] mux_src.vhd(17) " "Inferred latch for \"OP1\[5\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[6\] mux_src.vhd(17) " "Inferred latch for \"OP1\[6\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[7\] mux_src.vhd(17) " "Inferred latch for \"OP1\[7\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048472 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[8\] mux_src.vhd(17) " "Inferred latch for \"OP1\[8\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[9\] mux_src.vhd(17) " "Inferred latch for \"OP1\[9\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[10\] mux_src.vhd(17) " "Inferred latch for \"OP1\[10\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[11\] mux_src.vhd(17) " "Inferred latch for \"OP1\[11\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[12\] mux_src.vhd(17) " "Inferred latch for \"OP1\[12\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[13\] mux_src.vhd(17) " "Inferred latch for \"OP1\[13\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[14\] mux_src.vhd(17) " "Inferred latch for \"OP1\[14\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OP1\[15\] mux_src.vhd(17) " "Inferred latch for \"OP1\[15\]\" at mux_src.vhd(17)" {  } { { "mux_src.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_src.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048473 "|pipeline|etapa2:inst3|mux_src:inst202"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo etapa2:inst3\|ext_signo:inst " "Elaborating entity \"ext_signo\" for hierarchy \"etapa2:inst3\|ext_signo:inst\"" {  } { { "etapa2.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa2.bdf" { { 600 400 592 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048478 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida ext_signo.vhd(11) " "VHDL Process Statement warning at ext_signo.vhd(11): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574482048478 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] ext_signo.vhd(11) " "Inferred latch for \"salida\[0\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048478 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] ext_signo.vhd(11) " "Inferred latch for \"salida\[1\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] ext_signo.vhd(11) " "Inferred latch for \"salida\[2\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] ext_signo.vhd(11) " "Inferred latch for \"salida\[3\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] ext_signo.vhd(11) " "Inferred latch for \"salida\[4\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] ext_signo.vhd(11) " "Inferred latch for \"salida\[5\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] ext_signo.vhd(11) " "Inferred latch for \"salida\[6\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] ext_signo.vhd(11) " "Inferred latch for \"salida\[7\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] ext_signo.vhd(11) " "Inferred latch for \"salida\[8\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] ext_signo.vhd(11) " "Inferred latch for \"salida\[9\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] ext_signo.vhd(11) " "Inferred latch for \"salida\[10\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] ext_signo.vhd(11) " "Inferred latch for \"salida\[11\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] ext_signo.vhd(11) " "Inferred latch for \"salida\[12\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048482 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] ext_signo.vhd(11) " "Inferred latch for \"salida\[13\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048483 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] ext_signo.vhd(11) " "Inferred latch for \"salida\[14\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048483 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] ext_signo.vhd(11) " "Inferred latch for \"salida\[15\]\" at ext_signo.vhd(11)" {  } { { "ext_signo.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ext_signo.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048483 "|pipeline|etapa2:inst3|ext_signo:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapa1 etapa1:inst " "Elaborating entity \"etapa1\" for hierarchy \"etapa1:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 280 208 432 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048488 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA " "Converted elements in bus name \"SALIDA\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA\[31..0\] SALIDA31..0 " "Converted element name(s) from \"SALIDA\[31..0\]\" to \"SALIDA31..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574482048493 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574482048493 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA15 " "Converted elements in bus name \"SALIDA15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA15\[15..0\] SALIDA1515..0 " "Converted element name(s) from \"SALIDA15\[15..0\]\" to \"SALIDA1515..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574482048493 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574482048493 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA31 " "Converted elements in bus name \"SALIDA31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA31\[15..0\] SALIDA3115..0 " "Converted element name(s) from \"SALIDA31\[15..0\]\" to \"SALIDA3115..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574482048493 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574482048493 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SALIDA7 " "Converted elements in bus name \"SALIDA7\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SALIDA7\[7..0\] SALIDA77..0 " "Converted element name(s) from \"SALIDA7\[7..0\]\" to \"SALIDA77..0\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1574482048493 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1574482048493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst etapa1:inst\|registro_inst:inst5 " "Elaborating entity \"registro_inst\" for hierarchy \"etapa1:inst\|registro_inst:inst5\"" {  } { { "etapa1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 456 1192 1440 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX etapa1:inst\|BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "etapa1.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "etapa1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "etapa1:inst\|BUSMUX:inst10 " "Instantiated megafunction \"etapa1:inst\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574482048511 ""}  } { { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574482048511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000 etapa1:inst\|BUSMUX:inst10 " "Elaborated megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"etapa1:inst\|BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "etapa1.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 488 992 1104 576 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h7c " "Found entity 1: mux_h7c" {  } { { "db/mux_h7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/db/mux_h7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574482048652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_h7c etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_h7c:auto_generated " "Elaborating entity \"mux_h7c\" for hierarchy \"etapa1:inst\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_h7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst etapa1:inst\|memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"etapa1:inst\|memoria_inst:inst1\"" {  } { { "etapa1.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 488 640 840 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048685 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_inst.vhd(51) " "VHDL Process Statement warning at memoria_inst.vhd(51): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_inst.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574482048688 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[17..18\] memoria_inst.vhd(15) " "Using initial value X (don't care) for net \"memoria\[17..18\]\" at memoria_inst.vhd(15)" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_inst.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048689 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[23..50\] memoria_inst.vhd(15) " "Using initial value X (don't care) for net \"memoria\[23..50\]\" at memoria_inst.vhd(15)" {  } { { "memoria_inst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/memoria_inst.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482048689 "|pipeline|etapa1:inst|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador etapa1:inst\|incrementador:inst " "Elaborating entity \"incrementador\" for hierarchy \"etapa1:inst\|incrementador:inst\"" {  } { { "etapa1.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/etapa1.bdf" { { 360 608 808 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:inst4 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { -64 1152 1368 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_opcode display_opcode:inst6 " "Elaborating entity \"display_opcode\" for hierarchy \"display_opcode:inst6\"" {  } { { "pipeline.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 536 96 312 648 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482048822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa3:inst2\|branch:inst4\|branch " "LATCH primitive \"etapa3:inst2\|branch:inst4\|branch\" is permanently enabled" {  } { { "branch.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/branch.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[15\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[15\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[14\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[14\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[13\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[13\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[12\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[12\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[11\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[11\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[10\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[10\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[9\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[9\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[8\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[8\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[7\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[7\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[6\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[6\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[5\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[5\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[4\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[4\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[3\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[3\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[2\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[2\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[1\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[1\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "etapa2:inst3\|mux_dir:inst2\|sal\[0\] " "LATCH primitive \"etapa2:inst3\|mux_dir:inst2\|sal\[0\]\" is permanently enabled" {  } { { "mux_dir.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/mux_dir.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574482049899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|vi " "Latch etapa3:inst2\|ccr:inst3\|vi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054318 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|ci " "Latch etapa3:inst2\|ccr:inst3\|ci has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054318 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|ccr:inst3\|ii " "Latch etapa3:inst2\|ccr:inst3\|ii has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054319 ""}  } { { "ccr.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/ccr.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[15\] " "Latch etapa3:inst2\|upa:inst\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054319 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[1\] " "Latch etapa3:inst2\|upa:inst\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054319 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[2\] " "Latch etapa3:inst2\|upa:inst\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054319 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[3\] " "Latch etapa3:inst2\|upa:inst\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054319 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[4\] " "Latch etapa3:inst2\|upa:inst\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[5\] " "Latch etapa3:inst2\|upa:inst\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[6\] " "Latch etapa3:inst2\|upa:inst\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[7\] " "Latch etapa3:inst2\|upa:inst\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[8\] " "Latch etapa3:inst2\|upa:inst\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[9\] " "Latch etapa3:inst2\|upa:inst\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[10\] " "Latch etapa3:inst2\|upa:inst\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[11\] " "Latch etapa3:inst2\|upa:inst\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[12\] " "Latch etapa3:inst2\|upa:inst\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054320 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[13\] " "Latch etapa3:inst2\|upa:inst\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054321 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[14\] " "Latch etapa3:inst2\|upa:inst\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054321 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[0\] " "Latch etapa3:inst2\|upa:inst\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054321 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etapa3:inst2\|upa:inst\|opres\[16\] " "Latch etapa3:inst2\|upa:inst\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal etapa2:inst3\|reg_acoplo_3:inst10\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574482054321 ""}  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574482054321 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reg_acoplo_3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/reg_acoplo_3.vhd" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574482054338 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574482054338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[15\] GND " "Pin \"actual\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[14\] GND " "Pin \"actual\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[13\] GND " "Pin \"actual\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[12\] GND " "Pin \"actual\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[11\] GND " "Pin \"actual\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[10\] GND " "Pin \"actual\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[9\] GND " "Pin \"actual\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "actual\[8\] GND " "Pin \"actual\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 528 624 800 544 "actual\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|actual[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[6\] GND " "Pin \"disp6\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[5\] GND " "Pin \"disp6\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[4\] GND " "Pin \"disp6\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[3\] GND " "Pin \"disp6\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[2\] GND " "Pin \"disp6\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[1\] GND " "Pin \"disp6\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[0\] VCC " "Pin \"disp6\[0\]\" is stuck at VCC" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 592 352 528 608 "disp6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|disp6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seldirctl\[1\] GND " "Pin \"seldirctl\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 656 1088 1264 672 "seldirctl\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|seldirctl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seldirw\[0\] GND " "Pin \"seldirw\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Proyecto/Pipeline/pipeline.bdf" { { 736 1112 1288 752 "seldirw\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574482056050 "|pipeline|seldirw[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574482056050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574482056485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574482062120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574482062856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574482062856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2302 " "Implemented 2302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574482063269 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574482063269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2144 " "Implemented 2144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574482063269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574482063269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574482063445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 22:07:43 2019 " "Processing ended: Fri Nov 22 22:07:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574482063445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574482063445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574482063445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574482063445 ""}
