#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug  6 15:25:02 2024
# Process ID: 13940
# Current directory: C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/vivado.log
# Journal file: C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip\vivado.jou
# Running On        :DESKTOP-K5RPCPK
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5500                               
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :8473 MB
# Swap memory       :9167 MB
# Total Virtual     :17641 MB
# Available Virtual :3105 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/hls_data.json outdir=C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip srcdir=C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/misc
INFO: Copied 2 verilog file(s) to C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/hdl/verilog
INFO: Copied 2 vhdl file(s) to C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 538.852 ; gain = 192.875
INFO: Import ports from HDL: C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/hdl/vhdl/nmp_axi4l_ip.vhd (nmp_axi4l_ip)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/renan/Desktop/teste/nmp_axi4l_ip/hls/impl/ip/xilinx_com_hls_nmp_axi4l_ip_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 15:25:12 2024...
