Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri May 24 11:54:55 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_loop_test_timing_summary_routed.rpt -pb top_loop_test_timing_summary_routed.pb -rpx top_loop_test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_loop_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.903        0.000                      0                  235        0.122        0.000                      0                  235        3.750        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.903        0.000                      0                  235        0.122        0.000                      0                  235        3.750        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.870ns (22.992%)  route 2.914ns (77.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X4Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.419     5.748 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[2]/Q
                         net (fo=15, routed)          1.711     7.459    U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg[2]
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.299     7.758 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_i_2/O
                         net (fo=1, routed)           0.867     8.625    U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_i_2_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I1_O)        0.152     8.777 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_i_1/O
                         net (fo=1, routed)           0.336     9.113    U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683    15.024    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X2Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_reg/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y103         FDCE (Setup_fdce_C_D)       -0.240    15.016    U_uart_fifo/U_txfifo/U_fifo_control_unit/full_reg_reg
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.967ns (28.568%)  route 2.418ns (71.432%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_uart/U_transmitter/clk
    SLICE_X4Y104         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.785 f  U_uart_fifo/U_uart/U_transmitter/br_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           0.896     6.681    U_uart_fifo/U_uart/U_transmitter/br_cnt_reg[0]
    SLICE_X4Y104         LUT4 (Prop_lut4_I1_O)        0.149     6.830 r  U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.957     7.788    U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X5Y105         LUT4 (Prop_lut4_I2_O)        0.362     8.150 r  U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.565     8.714    U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y105         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682    15.023    U_uart_fifo/U_uart/U_transmitter/clk
    SLICE_X5Y105         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)       -0.250    15.019    U_uart_fifo/U_uart/U_transmitter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_Receiver/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.061ns (31.620%)  route 2.295ns (68.380%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.806     5.327    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X5Y109         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[0]/Q
                         net (fo=5, routed)           0.868     6.652    U_uart_fifo/U_uart/U_Receiver/sel0__0[3]
    SLICE_X5Y109         LUT3 (Prop_lut3_I1_O)        0.154     6.806 f  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg[4]_i_3/O
                         net (fo=4, routed)           0.612     7.418    U_uart_fifo/U_uart/U_Receiver/br_cnt_reg[4]_i_3_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I3_O)        0.327     7.745 r  U_uart_fifo/U_uart/U_Receiver/rx_done_reg_i_2/O
                         net (fo=1, routed)           0.814     8.559    U_uart_fifo/U_uart/U_Receiver/rx_done_reg_i_2_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.124     8.683 r  U_uart_fifo/U_uart/U_Receiver/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     8.683    U_uart_fifo/U_uart/U_Receiver/rx_done_reg_i_1_n_0
    SLICE_X3Y108         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682    15.023    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X3Y108         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/rx_done_reg_reg/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029    15.284    U_uart_fifo/U_uart/U_Receiver/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.934ns (27.963%)  route 2.406ns (72.037%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X4Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.630     7.416    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_0_5/ADDRA0
    SLICE_X2Y105         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.566 r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.776     8.341    U_uart_fifo/U_uart/U_transmitter/DOA[0]
    SLICE_X3Y105         LUT3 (Prop_lut3_I2_O)        0.328     8.669 r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.669    U_uart_fifo/U_uart/U_transmitter/data_tmp_next[0]
    SLICE_X3Y105         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683    15.024    U_uart_fifo/U_uart/U_transmitter/clk
    SLICE_X3Y105         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[0]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)        0.029    15.285    U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.828ns (24.889%)  route 2.499ns (75.111%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.807     5.328    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X5Y108         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.784 f  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[4]/Q
                         net (fo=8, routed)           1.014     6.798    U_uart_fifo/U_uart/U_Receiver/sel0__0[7]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.001     7.923    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.047 r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.484     8.531    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.124     8.655 r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.655    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X4Y109         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.680    15.021    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X4Y109         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.029    15.296    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.982ns (29.572%)  route 2.339ns (70.428%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X4Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.620     7.406    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_0_5/ADDRB0
    SLICE_X2Y105         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     7.558 r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.718     8.276    U_uart_fifo/U_uart/U_transmitter/DOB[0]
    SLICE_X3Y105         LUT3 (Prop_lut3_I2_O)        0.374     8.650 r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.650    U_uart_fifo/U_uart/U_transmitter/data_tmp_next[2]
    SLICE_X3Y105         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683    15.024    U_uart_fifo/U_uart/U_transmitter/clk
    SLICE_X3Y105         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[2]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)        0.075    15.331    U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.822ns (24.753%)  route 2.499ns (75.247%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.807     5.328    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X5Y108         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.784 f  U_uart_fifo/U_uart/U_Receiver/br_cnt_reg_reg[4]/Q
                         net (fo=8, routed)           1.014     6.798    U_uart_fifo/U_uart/U_Receiver/sel0__0[7]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     6.922 r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           1.001     7.923    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.047 r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.484     8.531    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.118     8.649 r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.649    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X4Y109         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.680    15.021    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X4Y109         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.075    15.342    U_uart_fifo/U_uart/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.960ns (29.091%)  route 2.340ns (70.909%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X4Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          1.481     7.267    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRA0
    SLICE_X2Y104         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.417 r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA/O
                         net (fo=1, routed)           0.859     8.275    U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[6]_0[0]
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.354     8.629 r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.629    U_uart_fifo/U_uart/U_transmitter/data_tmp_next[6]
    SLICE_X3Y104         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.683    15.024    U_uart_fifo/U_uart/U_transmitter/clk
    SLICE_X3Y104         FDCE                                         r  U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[6]/C
                         clock pessimism              0.267    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.075    15.331    U_uart_fifo/U_uart/U_transmitter/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.828ns (26.460%)  route 2.301ns (73.540%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_uart/U_BAUDRATE_GEN/clk
    SLICE_X5Y106         FDCE                                         r  U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=13, routed)          1.024     6.810    U_uart_fifo/U_uart/U_Receiver/w_br_tick
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.124     6.934 r  U_uart_fifo/U_uart/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=3, routed)           0.598     7.532    U_uart_fifo/U_uart/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.679     8.335    U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_next
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.124     8.459 r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.459    U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.680    15.021    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X4Y110         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[2]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.031    15.298    U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.630%)  route 2.281ns (73.370%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    U_uart_fifo/U_uart/U_BAUDRATE_GEN/clk
    SLICE_X5Y106         FDCE                                         r  U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U_uart_fifo/U_uart/U_BAUDRATE_GEN/tick_reg_reg/Q
                         net (fo=13, routed)          1.024     6.810    U_uart_fifo/U_uart/U_Receiver/w_br_tick
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.124     6.934 r  U_uart_fifo/U_uart/U_Receiver/rx_data_reg[7]_i_2/O
                         net (fo=3, routed)           0.598     7.532    U_uart_fifo/U_uart/U_Receiver/rx_data_reg[7]_i_2_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.659     8.315    U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_next
    SLICE_X4Y110         LUT4 (Prop_lut4_I2_O)        0.124     8.439 r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.439    U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg[0]_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.680    15.021    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X4Y110         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.029    15.296    U_uart_fifo/U_uart/U_Receiver/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMD32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMS32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMS32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.447%)  route 0.307ns (68.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    U_uart_fifo/U_txfifo/U_fifo_control_unit/clk
    SLICE_X3Y103         FDCE                                         r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_uart_fifo/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.307     2.007    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/ADDRD0
    SLICE_X2Y104         RAMS32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/WCLK
    SLICE_X2Y104         RAMS32                                       r  U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.503     1.575    
    SLICE_X2Y104         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.885    U_uart_fifo/U_txfifo/U_register_file/mem_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.920%)  route 0.173ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.673     1.557    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X4Y108         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.871    U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/DIA0
    SLICE_X2Y107         RAMD32                                       r  U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.949     2.077    U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.482     1.595    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.742    U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.674     1.558    U_uart_fifo/U_uart/U_Receiver/clk
    SLICE_X2Y108         FDCE                                         r  U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  U_uart_fifo/U_uart/U_Receiver/rx_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.843    U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/DIB1
    SLICE_X2Y107         RAMD32                                       r  U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.949     2.077    U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/WCLK
    SLICE_X2Y107         RAMD32                                       r  U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.698    U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X0Y106   U_uart_fifo/U_rxfifo/U_fifo_control_unit/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y106   U_uart_fifo/U_rxfifo/U_fifo_control_unit/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y106   U_uart_fifo/U_rxfifo/U_fifo_control_unit/rd_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart_fifo/U_rxfifo/U_fifo_control_unit/rd_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart_fifo/U_rxfifo/U_fifo_control_unit/rd_ptr_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y107   U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y106   U_uart_fifo/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X3Y103   U_uart_fifo/U_txfifo/U_fifo_control_unit/empty_reg_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y106   U_uart_fifo/U_rxfifo/U_register_file/mem_reg_0_7_6_7/RAMA_D1/CLK



