verilog xil_defaultlib --include "../../../../uart_test1.srcs/sources_1/bd/uart_test1/ipshared/ec67/hdl" --include "../../../../uart_test1.srcs/sources_1/bd/uart_test1/ipshared/5bb9/hdl/verilog" --include "../../../../uart_test1.srcs/sources_1/bd/uart_test1/ipshared/70fd/hdl" \
"../../../../uart_test1.srcs/sources_1/bd/uart_test1/ip/uart_test1_processing_system7_0_0/sim/uart_test1_processing_system7_0_0.v" \
"../../../../uart_test1.srcs/sources_1/bd/uart_test1/ip/uart_test1_auto_pc_0/sim/uart_test1_auto_pc_0.v" \
"../../../../uart_test1.srcs/sources_1/bd/uart_test1/sim/uart_test1.v" \

verilog xil_defaultlib "glbl.v"

nosort
