$date
	Tue Jan 20 09:01:54 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_riscv_soc_top $end
$var wire 32 ! debug_alu_result [31:0] $end
$var wire 1 " debug_branch_taken $end
$var wire 32 # debug_branch_target [31:0] $end
$var wire 2 $ debug_forward_a [1:0] $end
$var wire 2 % debug_forward_b [1:0] $end
$var wire 32 & debug_instr [31:0] $end
$var wire 32 ' debug_mem_data [31:0] $end
$var wire 32 ( debug_pc [31:0] $end
$var wire 1 ) debug_stall $end
$var reg 1 * branch_detected $end
$var reg 1 + clk $end
$var integer 32 , cycle_count [31:0] $end
$var integer 32 - if_latency_count [31:0] $end
$var integer 32 . instr_count [31:0] $end
$var reg 32 / last_if_addr [31:0] $end
$var reg 32 0 last_mem_addr [31:0] $end
$var integer 32 1 mem_latency_count [31:0] $end
$var integer 32 2 mem_read_count [31:0] $end
$var integer 32 3 mem_write_count [31:0] $end
$var reg 32 4 prev_pc [31:0] $end
$var reg 1 5 rst_n $end
$var integer 32 6 stall_count [31:0] $end
$scope module dut $end
$var wire 1 7 clk $end
$var wire 32 8 debug_alu_result [31:0] $end
$var wire 1 " debug_branch_taken $end
$var wire 32 9 debug_branch_target [31:0] $end
$var wire 2 : debug_forward_a [1:0] $end
$var wire 2 ; debug_forward_b [1:0] $end
$var wire 32 < debug_instr [31:0] $end
$var wire 32 = debug_mem_data [31:0] $end
$var wire 32 > debug_pc [31:0] $end
$var wire 1 ) debug_stall $end
$var wire 32 ? m_axi_araddr [31:0] $end
$var wire 3 @ m_axi_arprot [2:0] $end
$var wire 1 A m_axi_arready $end
$var wire 1 B m_axi_arvalid $end
$var wire 32 C m_axi_awaddr [31:0] $end
$var wire 3 D m_axi_awprot [2:0] $end
$var wire 1 E m_axi_awready $end
$var wire 1 F m_axi_awvalid $end
$var wire 1 G m_axi_bready $end
$var wire 2 H m_axi_bresp [1:0] $end
$var wire 1 I m_axi_bvalid $end
$var wire 32 J m_axi_rdata [31:0] $end
$var wire 1 K m_axi_rready $end
$var wire 2 L m_axi_rresp [1:0] $end
$var wire 1 M m_axi_rvalid $end
$var wire 32 N m_axi_wdata [31:0] $end
$var wire 1 O m_axi_wready $end
$var wire 4 P m_axi_wstrb [3:0] $end
$var wire 1 Q m_axi_wvalid $end
$var wire 1 R rst_n $end
$var wire 32 S s0_axi_araddr [31:0] $end
$var wire 3 T s0_axi_arprot [2:0] $end
$var wire 1 U s0_axi_arready $end
$var wire 1 V s0_axi_arvalid $end
$var wire 32 W s0_axi_awaddr [31:0] $end
$var wire 3 X s0_axi_awprot [2:0] $end
$var wire 1 Y s0_axi_awready $end
$var wire 1 Z s0_axi_awvalid $end
$var wire 1 [ s0_axi_bready $end
$var wire 2 \ s0_axi_bresp [1:0] $end
$var wire 1 ] s0_axi_bvalid $end
$var wire 32 ^ s0_axi_rdata [31:0] $end
$var wire 1 _ s0_axi_rready $end
$var wire 2 ` s0_axi_rresp [1:0] $end
$var wire 1 a s0_axi_rvalid $end
$var wire 32 b s0_axi_wdata [31:0] $end
$var wire 1 c s0_axi_wready $end
$var wire 4 d s0_axi_wstrb [3:0] $end
$var wire 1 e s0_axi_wvalid $end
$var wire 32 f s1_axi_araddr [31:0] $end
$var wire 3 g s1_axi_arprot [2:0] $end
$var wire 1 h s1_axi_arready $end
$var wire 1 i s1_axi_arvalid $end
$var wire 32 j s1_axi_awaddr [31:0] $end
$var wire 3 k s1_axi_awprot [2:0] $end
$var wire 1 l s1_axi_awready $end
$var wire 1 m s1_axi_awvalid $end
$var wire 1 n s1_axi_bready $end
$var wire 2 o s1_axi_bresp [1:0] $end
$var wire 1 p s1_axi_bvalid $end
$var wire 32 q s1_axi_rdata [31:0] $end
$var wire 1 r s1_axi_rready $end
$var wire 2 s s1_axi_rresp [1:0] $end
$var wire 1 t s1_axi_rvalid $end
$var wire 32 u s1_axi_wdata [31:0] $end
$var wire 1 v s1_axi_wready $end
$var wire 4 w s1_axi_wstrb [3:0] $end
$var wire 1 x s1_axi_wvalid $end
$scope module cpu $end
$var wire 32 y M_AXI_ARADDR [31:0] $end
$var wire 3 z M_AXI_ARPROT [2:0] $end
$var wire 1 A M_AXI_ARREADY $end
$var wire 1 B M_AXI_ARVALID $end
$var wire 32 { M_AXI_AWADDR [31:0] $end
$var wire 3 | M_AXI_AWPROT [2:0] $end
$var wire 1 E M_AXI_AWREADY $end
$var wire 1 F M_AXI_AWVALID $end
$var wire 1 G M_AXI_BREADY $end
$var wire 2 } M_AXI_BRESP [1:0] $end
$var wire 1 I M_AXI_BVALID $end
$var wire 32 ~ M_AXI_RDATA [31:0] $end
$var wire 1 K M_AXI_RREADY $end
$var wire 2 !" M_AXI_RRESP [1:0] $end
$var wire 1 M M_AXI_RVALID $end
$var wire 32 "" M_AXI_WDATA [31:0] $end
$var wire 1 O M_AXI_WREADY $end
$var wire 4 #" M_AXI_WSTRB [3:0] $end
$var wire 1 Q M_AXI_WVALID $end
$var wire 1 7 clk $end
$var wire 32 $" debug_alu_result [31:0] $end
$var wire 1 " debug_branch_taken $end
$var wire 32 %" debug_branch_target [31:0] $end
$var wire 2 &" debug_forward_a [1:0] $end
$var wire 2 '" debug_forward_b [1:0] $end
$var wire 32 (" debug_instr [31:0] $end
$var wire 32 )" debug_mem_data [31:0] $end
$var wire 32 *" debug_pc [31:0] $end
$var wire 1 ) debug_stall $end
$var wire 32 +" if_addr [31:0] $end
$var wire 32 ," if_data [31:0] $end
$var wire 1 -" if_error $end
$var wire 1 ." if_ready $end
$var wire 1 /" if_req $end
$var wire 32 0" mem_addr [31:0] $end
$var wire 1 1" mem_error $end
$var wire 32 2" mem_rdata [31:0] $end
$var wire 1 3" mem_ready $end
$var wire 1 4" mem_req $end
$var wire 32 5" mem_wdata [31:0] $end
$var wire 1 6" mem_wr $end
$var wire 4 7" mem_wstrb [3:0] $end
$var wire 1 8" reset $end
$var wire 1 R rst_n $end
$scope module cpu_core $end
$var wire 4 9" alu_control_ex [3:0] $end
$var wire 4 :" alu_control_id [3:0] $end
$var wire 32 ;" alu_in1 [31:0] $end
$var wire 32 <" alu_in2 [31:0] $end
$var wire 32 =" alu_result_debug [31:0] $end
$var wire 32 >" alu_result_ex [31:0] $end
$var wire 32 ?" alu_result_mem [31:0] $end
$var wire 32 @" alu_result_wb [31:0] $end
$var wire 2 A" aluop_id [1:0] $end
$var wire 1 B" alusrc_ex $end
$var wire 1 C" alusrc_id $end
$var wire 1 D" branch_decision $end
$var wire 1 E" branch_ex $end
$var wire 1 F" branch_id $end
$var wire 1 " branch_taken_debug $end
$var wire 1 G" branch_taken_detected $end
$var wire 1 H" branch_taken_reg $end
$var wire 32 I" branch_target_calc [31:0] $end
$var wire 32 J" branch_target_debug [31:0] $end
$var wire 32 K" branch_target_pc_based [31:0] $end
$var wire 32 L" branch_target_reg [31:0] $end
$var wire 2 M" byte_size_ex [1:0] $end
$var wire 2 N" byte_size_id [1:0] $end
$var wire 2 O" byte_size_wb [1:0] $end
$var wire 1 7 clk $end
$var wire 32 P" dmem_addr [31:0] $end
$var wire 32 Q" dmem_rdata [31:0] $end
$var wire 1 3" dmem_ready $end
$var wire 1 4" dmem_req $end
$var wire 32 R" dmem_wdata [31:0] $end
$var wire 1 6" dmem_wr $end
$var wire 4 S" dmem_wstrb [3:0] $end
$var wire 1 T" flush_id_ex $end
$var wire 1 U" flush_if_id $end
$var wire 2 V" forward_a [1:0] $end
$var wire 2 W" forward_a_debug [1:0] $end
$var wire 2 X" forward_b [1:0] $end
$var wire 2 Y" forward_b_debug [1:0] $end
$var wire 3 Z" funct3_ex [2:0] $end
$var wire 3 [" funct3_id [2:0] $end
$var wire 3 \" funct3_wb [2:0] $end
$var wire 7 ]" funct7_ex [6:0] $end
$var wire 7 ^" funct7_id [6:0] $end
$var wire 1 _" hazard_stall $end
$var wire 32 `" imem_addr [31:0] $end
$var wire 32 a" imem_data [31:0] $end
$var wire 1 ." imem_ready $end
$var wire 1 /" imem_req $end
$var wire 32 b" imm_ex [31:0] $end
$var wire 32 c" imm_id [31:0] $end
$var wire 32 d" instruction_current [31:0] $end
$var wire 32 e" instruction_id [31:0] $end
$var wire 32 f" instruction_if [31:0] $end
$var wire 1 g" is_auipc $end
$var wire 1 h" is_branch $end
$var wire 1 i" is_jal $end
$var wire 1 j" is_jalr $end
$var wire 1 k" is_lui $end
$var wire 32 l" jalr_target [31:0] $end
$var wire 1 m" jump_ex $end
$var wire 1 n" jump_id $end
$var wire 1 o" jump_wb $end
$var wire 1 p" less_than $end
$var wire 1 q" less_than_u $end
$var wire 32 r" mem_data_wb [31:0] $end
$var wire 32 s" mem_out_debug [31:0] $end
$var wire 1 t" mem_stall $end
$var wire 1 u" memread_ex $end
$var wire 1 v" memread_id $end
$var wire 1 w" memtoreg_ex $end
$var wire 1 x" memtoreg_id $end
$var wire 1 y" memtoreg_wb $end
$var wire 1 z" memwrite_ex $end
$var wire 1 {" memwrite_id $end
$var wire 7 |" opcode_ex [6:0] $end
$var wire 7 }" opcode_id [6:0] $end
$var wire 32 ~" pc_current [31:0] $end
$var wire 32 !# pc_ex [31:0] $end
$var wire 32 "# pc_id [31:0] $end
$var wire 32 ## pc_if [31:0] $end
$var wire 32 $# pc_plus_4_ex [31:0] $end
$var wire 32 %# pc_plus_4_wb [31:0] $end
$var wire 5 &# rd_ex [4:0] $end
$var wire 5 '# rd_id [4:0] $end
$var wire 5 (# rd_mem [4:0] $end
$var wire 5 )# rd_wb [4:0] $end
$var wire 32 *# read_data1_ex [31:0] $end
$var wire 32 +# read_data1_id [31:0] $end
$var wire 32 ,# read_data2_ex [31:0] $end
$var wire 32 -# read_data2_id [31:0] $end
$var wire 1 .# regwrite_ex $end
$var wire 1 /# regwrite_id $end
$var wire 1 0# regwrite_mem $end
$var wire 1 1# regwrite_wb $end
$var wire 1 8" reset $end
$var wire 5 2# rs1_ex [4:0] $end
$var wire 5 3# rs1_id [4:0] $end
$var wire 5 4# rs2_ex [4:0] $end
$var wire 5 5# rs2_id [4:0] $end
$var wire 1 6# stall $end
$var wire 1 ) stall_debug $end
$var wire 32 7# wb_data_temp [31:0] $end
$var wire 32 8# write_data_wb [31:0] $end
$var wire 1 9# zero_flag $end
$var reg 32 :# aligned_write_data [31:0] $end
$var reg 4 ;# alu_control_ex_reg [3:0] $end
$var reg 32 <# alu_in1_forwarded [31:0] $end
$var reg 32 =# alu_result_mem_reg [31:0] $end
$var reg 32 ># alu_result_wb_reg [31:0] $end
$var reg 1 ?# branch_taken_reg_reg $end
$var reg 32 @# branch_target_reg_reg [31:0] $end
$var reg 2 A# byte_size_actual [1:0] $end
$var reg 2 B# byte_size_ex_reg [1:0] $end
$var reg 2 C# byte_size_mem [1:0] $end
$var reg 2 D# byte_size_wb_reg [1:0] $end
$var reg 4 E# byte_strobe [3:0] $end
$var reg 32 F# extended_mem_data [31:0] $end
$var reg 32 G# forwarded_data2 [31:0] $end
$var reg 3 H# funct3_mem [2:0] $end
$var reg 3 I# funct3_wb_reg [2:0] $end
$var reg 1 J# jump_mem $end
$var reg 1 K# jump_wb_reg $end
$var reg 32 L# mem_data_wb_reg [31:0] $end
$var reg 1 M# memread_mem $end
$var reg 1 N# memtoreg_mem $end
$var reg 1 O# memtoreg_wb_reg $end
$var reg 1 P# memwrite_mem $end
$var reg 7 Q# opcode_ex_reg [6:0] $end
$var reg 32 R# pc_plus_4_mem [31:0] $end
$var reg 32 S# pc_plus_4_wb_reg [31:0] $end
$var reg 32 T# pc_reg [31:0] $end
$var reg 5 U# rd_mem_reg [4:0] $end
$var reg 5 V# rd_wb_reg [4:0] $end
$var reg 1 W# regwrite_mem_reg $end
$var reg 1 X# regwrite_wb_reg $end
$var reg 32 Y# write_data_mem [31:0] $end
$scope module if_id_reg $end
$var wire 1 7 clock $end
$var wire 1 U" flush $end
$var wire 32 Z# instr_in [31:0] $end
$var wire 32 [# pc_in [31:0] $end
$var wire 1 8" reset $end
$var wire 1 6# stall $end
$var reg 32 \# instr_out [31:0] $end
$var reg 32 ]# pc_out [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 3 ^# funct3 [2:0] $end
$var wire 7 _# funct7 [6:0] $end
$var wire 7 `# opcode [6:0] $end
$var reg 4 a# alu_control [3:0] $end
$var reg 2 b# aluop [1:0] $end
$var reg 1 c# alusrc $end
$var reg 1 d# branch $end
$var reg 2 e# byte_size [1:0] $end
$var reg 1 f# jump $end
$var reg 1 g# memread $end
$var reg 1 h# memtoreg $end
$var reg 1 i# memwrite $end
$var reg 1 j# regwrite $end
$upscope $end
$scope module register_file $end
$var wire 1 7 clock $end
$var wire 32 k# read_data1 [31:0] $end
$var wire 32 l# read_data2 [31:0] $end
$var wire 5 m# read_reg_num1 [4:0] $end
$var wire 5 n# read_reg_num2 [4:0] $end
$var wire 1 1# regwrite $end
$var wire 1 8" reset $end
$var wire 32 o# write_data [31:0] $end
$var wire 5 p# write_reg [4:0] $end
$var integer 32 q# i [31:0] $end
$upscope $end
$scope module immediate_gen $end
$var wire 32 r# instr [31:0] $end
$var wire 7 s# opcode [6:0] $end
$var reg 32 t# imm [31:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 H" branch_taken $end
$var wire 1 u" memread_id_ex $end
$var wire 5 u# rd_id_ex [4:0] $end
$var wire 5 v# rs1_id [4:0] $end
$var wire 5 w# rs2_id [4:0] $end
$var reg 1 x# flush_id_ex $end
$var reg 1 y# flush_if_id $end
$var reg 1 z# stall $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 C" alusrc_in $end
$var wire 1 F" branch_in $end
$var wire 1 7 clock $end
$var wire 1 T" flush $end
$var wire 3 {# funct3_in [2:0] $end
$var wire 7 |# funct7_in [6:0] $end
$var wire 32 }# imm_in [31:0] $end
$var wire 1 n" jump_in $end
$var wire 1 v" memread_in $end
$var wire 1 x" memtoreg_in $end
$var wire 1 {" memwrite_in $end
$var wire 32 ~# pc_in [31:0] $end
$var wire 5 !$ rd_in [4:0] $end
$var wire 32 "$ read_data1_in [31:0] $end
$var wire 32 #$ read_data2_in [31:0] $end
$var wire 1 /# regwrite_in $end
$var wire 1 8" reset $end
$var wire 5 $$ rs1_in [4:0] $end
$var wire 5 %$ rs2_in [4:0] $end
$var wire 1 &$ stall $end
$var reg 1 '$ alusrc_out $end
$var reg 1 ($ branch_out $end
$var reg 3 )$ funct3_out [2:0] $end
$var reg 7 *$ funct7_out [6:0] $end
$var reg 32 +$ imm_out [31:0] $end
$var reg 1 ,$ jump_out $end
$var reg 1 -$ memread_out $end
$var reg 1 .$ memtoreg_out $end
$var reg 1 /$ memwrite_out $end
$var reg 32 0$ pc_out [31:0] $end
$var reg 5 1$ rd_out [4:0] $end
$var reg 32 2$ read_data1_out [31:0] $end
$var reg 32 3$ read_data2_out [31:0] $end
$var reg 1 4$ regwrite_out $end
$var reg 5 5$ rs1_out [4:0] $end
$var reg 5 6$ rs2_out [4:0] $end
$upscope $end
$scope module forward_unit $end
$var wire 5 7$ rd_mem [4:0] $end
$var wire 5 8$ rd_wb [4:0] $end
$var wire 1 0# regwrite_mem $end
$var wire 1 1# regwrite_wb $end
$var wire 5 9$ rs1_ex [4:0] $end
$var wire 5 :$ rs2_ex [4:0] $end
$var reg 2 ;$ forward_a [1:0] $end
$var reg 2 <$ forward_b [1:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 4 =$ alu_control [3:0] $end
$var wire 32 >$ in1 [31:0] $end
$var wire 32 ?$ in1_signed [31:0] $end
$var wire 32 @$ in2 [31:0] $end
$var wire 32 A$ in2_signed [31:0] $end
$var wire 1 p" less_than $end
$var wire 1 q" less_than_u $end
$var wire 64 B$ mul_result_signed [63:0] $end
$var wire 64 C$ mul_result_unsigned [63:0] $end
$var wire 1 9# zero_flag $end
$var reg 32 D$ alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 E" branch $end
$var wire 3 E$ funct3 [2:0] $end
$var wire 1 p" less_than $end
$var wire 1 q" less_than_u $end
$var wire 1 9# zero_flag $end
$var reg 1 F$ taken $end
$upscope $end
$upscope $end
$scope module mau $end
$var wire 3 G$ M_AXI_ARPROT [2:0] $end
$var wire 1 A M_AXI_ARREADY $end
$var wire 3 H$ M_AXI_AWPROT [2:0] $end
$var wire 1 E M_AXI_AWREADY $end
$var wire 1 G M_AXI_BREADY $end
$var wire 2 I$ M_AXI_BRESP [1:0] $end
$var wire 1 I M_AXI_BVALID $end
$var wire 32 J$ M_AXI_RDATA [31:0] $end
$var wire 1 K M_AXI_RREADY $end
$var wire 2 K$ M_AXI_RRESP [1:0] $end
$var wire 1 M M_AXI_RVALID $end
$var wire 1 O M_AXI_WREADY $end
$var wire 1 7 clk $end
$var wire 32 L$ if_addr [31:0] $end
$var wire 1 -" if_error $end
$var wire 1 /" if_req $end
$var wire 32 M$ mem_addr [31:0] $end
$var wire 1 1" mem_error $end
$var wire 1 4" mem_req $end
$var wire 32 N$ mem_wdata [31:0] $end
$var wire 1 6" mem_wr $end
$var wire 4 O$ mem_wstrb [3:0] $end
$var wire 1 R rst_n $end
$var reg 32 P$ M_AXI_ARADDR [31:0] $end
$var reg 1 Q$ M_AXI_ARVALID $end
$var reg 32 R$ M_AXI_AWADDR [31:0] $end
$var reg 1 S$ M_AXI_AWVALID $end
$var reg 32 T$ M_AXI_WDATA [31:0] $end
$var reg 4 U$ M_AXI_WSTRB [3:0] $end
$var reg 1 V$ M_AXI_WVALID $end
$var reg 1 W$ if_ar_sent $end
$var reg 32 X$ if_data [31:0] $end
$var reg 1 Y$ if_ready $end
$var reg 1 Z$ mem_ar_sent $end
$var reg 1 [$ mem_aw_sent $end
$var reg 32 \$ mem_rdata [31:0] $end
$var reg 1 ]$ mem_ready $end
$var reg 1 ^$ mem_w_sent $end
$var reg 32 _$ prev_if_addr [31:0] $end
$var reg 2 `$ state [1:0] $end
$upscope $end
$upscope $end
$scope module interconnect $end
$var wire 32 a$ M_AXI_ARADDR [31:0] $end
$var wire 3 b$ M_AXI_ARPROT [2:0] $end
$var wire 1 A M_AXI_ARREADY $end
$var wire 1 B M_AXI_ARVALID $end
$var wire 32 c$ M_AXI_AWADDR [31:0] $end
$var wire 3 d$ M_AXI_AWPROT [2:0] $end
$var wire 1 E M_AXI_AWREADY $end
$var wire 1 F M_AXI_AWVALID $end
$var wire 1 G M_AXI_BREADY $end
$var wire 2 e$ M_AXI_BRESP [1:0] $end
$var wire 1 I M_AXI_BVALID $end
$var wire 32 f$ M_AXI_RDATA [31:0] $end
$var wire 1 K M_AXI_RREADY $end
$var wire 2 g$ M_AXI_RRESP [1:0] $end
$var wire 1 M M_AXI_RVALID $end
$var wire 32 h$ M_AXI_WDATA [31:0] $end
$var wire 1 O M_AXI_WREADY $end
$var wire 4 i$ M_AXI_WSTRB [3:0] $end
$var wire 1 Q M_AXI_WVALID $end
$var wire 32 j$ S0_AXI_ARADDR [31:0] $end
$var wire 3 k$ S0_AXI_ARPROT [2:0] $end
$var wire 1 U S0_AXI_ARREADY $end
$var wire 1 V S0_AXI_ARVALID $end
$var wire 32 l$ S0_AXI_AWADDR [31:0] $end
$var wire 3 m$ S0_AXI_AWPROT [2:0] $end
$var wire 1 Y S0_AXI_AWREADY $end
$var wire 1 Z S0_AXI_AWVALID $end
$var wire 1 [ S0_AXI_BREADY $end
$var wire 2 n$ S0_AXI_BRESP [1:0] $end
$var wire 1 ] S0_AXI_BVALID $end
$var wire 32 o$ S0_AXI_RDATA [31:0] $end
$var wire 1 _ S0_AXI_RREADY $end
$var wire 2 p$ S0_AXI_RRESP [1:0] $end
$var wire 1 a S0_AXI_RVALID $end
$var wire 32 q$ S0_AXI_WDATA [31:0] $end
$var wire 1 c S0_AXI_WREADY $end
$var wire 4 r$ S0_AXI_WSTRB [3:0] $end
$var wire 1 e S0_AXI_WVALID $end
$var wire 32 s$ S1_AXI_ARADDR [31:0] $end
$var wire 3 t$ S1_AXI_ARPROT [2:0] $end
$var wire 1 h S1_AXI_ARREADY $end
$var wire 1 i S1_AXI_ARVALID $end
$var wire 32 u$ S1_AXI_AWADDR [31:0] $end
$var wire 3 v$ S1_AXI_AWPROT [2:0] $end
$var wire 1 l S1_AXI_AWREADY $end
$var wire 1 m S1_AXI_AWVALID $end
$var wire 1 n S1_AXI_BREADY $end
$var wire 2 w$ S1_AXI_BRESP [1:0] $end
$var wire 1 p S1_AXI_BVALID $end
$var wire 32 x$ S1_AXI_RDATA [31:0] $end
$var wire 1 r S1_AXI_RREADY $end
$var wire 2 y$ S1_AXI_RRESP [1:0] $end
$var wire 1 t S1_AXI_RVALID $end
$var wire 32 z$ S1_AXI_WDATA [31:0] $end
$var wire 1 v S1_AXI_WREADY $end
$var wire 4 {$ S1_AXI_WSTRB [3:0] $end
$var wire 1 x S1_AXI_WVALID $end
$var wire 1 7 clk $end
$var wire 1 R rst_n $end
$var reg 1 |$ rd_slave_sel $end
$var reg 1 }$ wr_slave_sel $end
$scope function addr_decode_rd $end
$var reg 32 ~$ addr [31:0] $end
$var reg 1 !% addr_decode_rd $end
$upscope $end
$scope function addr_decode_wr $end
$var reg 32 "% addr [31:0] $end
$var reg 1 #% addr_decode_wr $end
$upscope $end
$upscope $end
$scope module imem_slave $end
$var wire 32 $% S_AXI_ARADDR [31:0] $end
$var wire 3 %% S_AXI_ARPROT [2:0] $end
$var wire 1 V S_AXI_ARVALID $end
$var wire 32 &% S_AXI_AWADDR [31:0] $end
$var wire 3 '% S_AXI_AWPROT [2:0] $end
$var wire 1 Z S_AXI_AWVALID $end
$var wire 1 [ S_AXI_BREADY $end
$var wire 1 _ S_AXI_RREADY $end
$var wire 32 (% S_AXI_WDATA [31:0] $end
$var wire 4 )% S_AXI_WSTRB [3:0] $end
$var wire 1 e S_AXI_WVALID $end
$var wire 1 7 clk $end
$var wire 32 *% mem_read_data [31:0] $end
$var wire 1 R rst_n $end
$var reg 1 +% S_AXI_ARREADY $end
$var reg 1 ,% S_AXI_AWREADY $end
$var reg 2 -% S_AXI_BRESP [1:0] $end
$var reg 1 .% S_AXI_BVALID $end
$var reg 32 /% S_AXI_RDATA [31:0] $end
$var reg 2 0% S_AXI_RRESP [1:0] $end
$var reg 1 1% S_AXI_RVALID $end
$var reg 1 2% S_AXI_WREADY $end
$var reg 32 3% mem_addr_latched [31:0] $end
$var reg 2 4% rd_next [1:0] $end
$var reg 2 5% rd_state [1:0] $end
$var reg 2 6% wr_next [1:0] $end
$var reg 2 7% wr_state [1:0] $end
$scope module imem $end
$var wire 32 8% Instruction_Code [31:0] $end
$var wire 32 9% PC [31:0] $end
$var wire 1 :% reset $end
$var wire 10 ;% word_addr [9:0] $end
$upscope $end
$upscope $end
$scope module dmem_slave $end
$var wire 32 <% S_AXI_ARADDR [31:0] $end
$var wire 3 =% S_AXI_ARPROT [2:0] $end
$var wire 1 i S_AXI_ARVALID $end
$var wire 32 >% S_AXI_AWADDR [31:0] $end
$var wire 3 ?% S_AXI_AWPROT [2:0] $end
$var wire 1 m S_AXI_AWVALID $end
$var wire 1 n S_AXI_BREADY $end
$var wire 1 r S_AXI_RREADY $end
$var wire 32 @% S_AXI_WDATA [31:0] $end
$var wire 4 A% S_AXI_WSTRB [3:0] $end
$var wire 1 x S_AXI_WVALID $end
$var wire 2 B% byte_size_mem [1:0] $end
$var wire 1 7 clk $end
$var wire 32 C% mem_addr [31:0] $end
$var wire 32 D% mem_read_data [31:0] $end
$var wire 1 R rst_n $end
$var reg 1 E% S_AXI_ARREADY $end
$var reg 1 F% S_AXI_AWREADY $end
$var reg 2 G% S_AXI_BRESP [1:0] $end
$var reg 1 H% S_AXI_BVALID $end
$var reg 32 I% S_AXI_RDATA [31:0] $end
$var reg 2 J% S_AXI_RRESP [1:0] $end
$var reg 1 K% S_AXI_RVALID $end
$var reg 1 L% S_AXI_WREADY $end
$var reg 2 M% byte_size_rd [1:0] $end
$var reg 2 N% byte_size_wr [1:0] $end
$var reg 1 O% mem_write_enable $end
$var reg 32 P% rd_addr_latched [31:0] $end
$var reg 2 Q% rd_next [1:0] $end
$var reg 3 R% rd_prot_latched [2:0] $end
$var reg 2 S% rd_state [1:0] $end
$var reg 1 T% sign_ext $end
$var reg 32 U% wr_addr_latched [31:0] $end
$var reg 32 V% wr_data_latched [31:0] $end
$var reg 2 W% wr_next [1:0] $end
$var reg 2 X% wr_state [1:0] $end
$var reg 4 Y% wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 Z% address [31:0] $end
$var wire 10 [% aligned_addr [9:0] $end
$var wire 10 \% byte_addr [9:0] $end
$var wire 2 ]% byte_offset [1:0] $end
$var wire 2 ^% byte_size [1:0] $end
$var wire 1 7 clock $end
$var wire 1 _% memread $end
$var wire 1 `% memwrite $end
$var wire 1 a% sign_ext $end
$var wire 32 b% write_data [31:0] $end
$var integer 32 c% i [31:0] $end
$var reg 32 d% read_data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_riscv_soc_top $end
$scope module dut $end
$scope module cpu $end
$scope module cpu_core $end
$scope module if_id_reg $end
$upscope $end
$scope module control_unit $end
$upscope $end
$scope module register_file $end
$upscope $end
$scope module immediate_gen $end
$upscope $end
$scope module hazard_unit $end
$upscope $end
$scope module id_ex_reg $end
$upscope $end
$scope module forward_unit $end
$upscope $end
$scope module alu_unit $end
$upscope $end
$scope module branch_unit $end
$upscope $end
$upscope $end
$scope module mau $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_riscv_soc_top $end
$scope module dut $end
$scope module interconnect $end
$scope function addr_decode_rd $end
$upscope $end
$scope function addr_decode_wr $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_riscv_soc_top $end
$scope module dut $end
$scope module imem_slave $end
$scope module imem $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_riscv_soc_top $end
$scope module dut $end
$scope module dmem_slave $end
$scope module dmem $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 d%
b10000000000 c%
b0 b%
0a%
0`%
0_%
b0 ^%
b0 ]%
b0 \%
b0 [%
b0 Z%
b0 Y%
b0 X%
b0 W%
b0 V%
b0 U%
0T%
b0 S%
b0 R%
b0 Q%
b0 P%
0O%
b10 N%
b0 M%
0L%
0K%
b0 J%
b0 I%
0H%
b0 G%
0F%
0E%
b0 D%
b0 C%
b0 B%
b0 A%
b0 @%
b0 ?%
b0 >%
b0 =%
b0 <%
b0 ;%
1:%
b0 9%
b10010011 8%
b0 7%
b0 6%
b0 5%
b0 4%
b0 3%
02%
01%
b0 0%
b0 /%
0.%
b10 -%
0,%
0+%
b10010011 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
b0 $%
0#%
b0 "%
0!%
b0 ~$
0}$
0|$
b0 {$
b0 z$
b0 y$
b0 x$
b0 w$
b0 v$
b0 u$
b0 t$
b0 s$
b0 r$
b0 q$
b0 p$
b0 o$
b10 n$
b0 m$
b0 l$
b0 k$
b0 j$
b0 i$
b0 h$
b0 g$
b0 f$
b10 e$
b0 d$
b0 c$
b0 b$
b0 a$
b0 `$
b11111111111111111111111111111111 _$
0^$
0]$
b0 \$
0[$
0Z$
0Y$
b0 X$
0W$
0V$
b0 U$
b0 T$
0S$
b0 R$
0Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
b0 J$
b10 I$
b0 H$
b0 G$
0F$
b0 E$
b0 D$
b0 C$
b0 B$
b0 A$
b0 @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
b0 5$
04$
b0 3$
b0 2$
b0 1$
b0 0$
0/$
0.$
0-$
0,$
b0 +$
b0 *$
b0 )$
0($
0'$
0&$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
0z#
0y#
0x#
b0 w#
b0 v#
b0 u#
b0 t#
b10011 s#
b10011 r#
b100000 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
b0 k#
1j#
0i#
0h#
0g#
0f#
b10 e#
0d#
1c#
b10 b#
b0 a#
b10011 `#
b0 _#
b0 ^#
b0 ]#
b10011 \#
b0 [#
b0 Z#
b0 Y#
0X#
0W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
0P#
0O#
0N#
0M#
b0 L#
0K#
0J#
b10 I#
b0 H#
b0 G#
b0 F#
b0 E#
b10 D#
b10 C#
b10 B#
b0 A#
b0 @#
0?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
19#
b0 8#
b0 7#
16#
b0 5#
b0 4#
b0 3#
b0 2#
01#
00#
1/#
0.#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b100 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b10011 }"
b0 |"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
1t"
b0 s"
b0 r"
0q"
0p"
0o"
0n"
0m"
b0 l"
0k"
0j"
0i"
0h"
0g"
b0 f"
b10011 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
0_"
b0 ^"
b0 ]"
b10 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
0U"
0T"
b0 S"
b0 R"
b0 Q"
b0 P"
b10 O"
b10 N"
b10 M"
b0 L"
b0 K"
b0 J"
b0 I"
0H"
0G"
0F"
0E"
0D"
1C"
0B"
b10 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
18"
b0 7"
06"
b0 5"
04"
03"
b0 2"
01"
b0 0"
1/"
0."
0-"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b10 }
b0 |
b0 {
b0 z
b0 y
0x
b0 w
0v
b0 u
0t
b0 s
0r
b0 q
0p
b0 o
0n
0m
0l
b0 k
b0 j
0i
0h
b0 g
b0 f
0e
b0 d
0c
b0 b
0a
b0 `
1_
b0 ^
0]
b10 \
1[
0Z
0Y
b0 X
b0 W
0V
0U
b0 T
b0 S
0R
0Q
b0 P
0O
b0 N
0M
b0 L
1K
b0 J
0I
b10 H
1G
0F
0E
b0 D
b0 C
0B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
07
b0 6
05
bx 4
b0 3
b0 2
bx 1
bx 0
bx /
b0 .
bx -
b0 ,
0+
x*
1)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#5000
b100000 q#
1+
17
#10000
0+
07
#15000
b100000 q#
1+
17
#20000
0+
07
#25000
0*
b0 4
b0 1
b0 -
08"
0:%
15
1R
b100000 q#
1+
17
#30000
0+
07
#35000
b1 4%
1V
b1 `$
1Q$
1B
1'$
1B"
14$
1.#
b10011 Q#
b10011 |"
b100 R#
b0 I#
b0 \"
b1 6
b1 ,
1+
17
#40000
0+
07
#45000
1A
b10 4%
1+%
1U
b1 5%
b100 S#
b100 %#
1W#
10#
b10 6
b10 ,
1+
17
#50000
0+
07
#55000
0V
b0 4%
0A
1M
b10010011 J
b10010011 ~
b10010011 J$
b10010011 f$
1W$
0Q$
0B
b10 5%
0+%
0U
11%
1a
b10010011 /%
b10010011 ^
b10010011 o$
1X#
11#
b11 6
b11 ,
b10 -
b0 /
1+
17
#60000
0+
07
#65000
0M
0)
06#
01%
0a
b0 5%
1Y$
0t"
1."
b10010011 X$
b10010011 &
b10010011 <
b10010011 ("
b10010011 d"
b10010011 f"
b10010011 Z#
b10010011 ,"
b10010011 a"
b0 _$
0W$
b0 -
b100 6
b100 ,
1+
17
#70000
0+
07
#75000
1)
16#
b1 '#
b1 !$
0Y$
1t"
0."
b10010011 \#
b10010011 e"
b10010011 r#
b100 T#
b100 +"
b100 `"
b100 L$
b100 (
b100 >
b100 *"
b100 ~"
b100 ##
b100 [#
b101 ,
b1 .
1+
17
#80000
0+
07
#85000
b1 1$
b1 &#
b1 u#
b101 6
b110 ,
1+
17
#90000
0+
07
#95000
b1 U#
b1 (#
b1 7$
b110 6
b111 ,
1+
17
#100000
0+
07
#105000
b1 V#
b1 )#
b1 p#
b1 8$
b111 6
b1000 ,
1+
17
#110000
0+
07
#115000
b1000 6
b1001 ,
1+
17
#120000
0+
07
#125000
b1001 6
b1010 ,
1+
17
#130000
0+
07
#135000
b1010 6
b1011 ,
1+
17
#140000
0+
07
#145000
b1011 6
b1100 ,
1+
17
#150000
0+
07
#155000
b1100 6
b1101 ,
1+
17
#160000
0+
07
#165000
b1101 6
b1110 ,
1+
17
#170000
0+
07
#175000
b1110 6
b1111 ,
1+
17
#180000
0+
07
#185000
b1111 6
b10000 ,
1+
17
#190000
0+
07
#195000
b10000 6
b10001 ,
1+
17
#200000
0+
07
#205000
b10001 6
b10010 ,
1+
17
#210000
0+
07
#215000
b10010 6
b10011 ,
1+
17
#220000
0+
07
#225000
b10011 6
b10100 ,
1+
17
#230000
0+
07
#235000
b10100 6
b10101 ,
1+
17
#240000
0+
07
#245000
b10101 6
b10110 ,
1+
17
#250000
0+
07
#255000
b10110 6
b10111 ,
1+
17
#260000
0+
07
#265000
b10111 6
b11000 ,
1+
17
#270000
0+
07
#275000
b11000 6
b11001 ,
1+
17
#280000
0+
07
#285000
b11001 6
b11010 ,
1+
17
#290000
0+
07
#295000
b11010 6
b11011 ,
1+
17
#300000
0+
07
#305000
b11011 6
b11100 ,
1+
17
#310000
0+
07
#315000
b11100 6
b11101 ,
1+
17
#320000
0+
07
#325000
b11101 6
b11110 ,
1+
17
#330000
0+
07
#335000
b11110 6
b11111 ,
1+
17
#340000
0+
07
#345000
b11111 6
b100000 ,
1+
17
#350000
0+
07
#355000
b100000 6
b100001 ,
1+
17
#360000
0+
07
#365000
b100001 6
b100010 ,
1+
17
#370000
0+
07
#375000
b100010 6
b100011 ,
1+
17
#380000
0+
07
#385000
b100011 6
b100100 ,
1+
17
#390000
0+
07
#395000
b100100 6
b100101 ,
1+
17
#400000
0+
07
#405000
b100101 6
b100110 ,
1+
17
#410000
0+
07
#415000
b100110 6
b100111 ,
1+
17
#420000
0+
07
#425000
b100111 6
b101000 ,
1+
17
#430000
0+
07
#435000
b101000 6
b101001 ,
1+
17
#440000
0+
07
#445000
b101001 6
b101010 ,
1+
17
#450000
0+
07
#455000
b101010 6
b101011 ,
1+
17
#460000
0+
07
#465000
b101011 6
b101100 ,
1+
17
#470000
0+
07
#475000
b101100 6
b101101 ,
1+
17
#480000
0+
07
#485000
b101101 6
b101110 ,
1+
17
#490000
0+
07
#495000
b101110 6
b101111 ,
1+
17
#500000
0+
07
#505000
b101111 6
b110000 ,
1+
17
#510000
0+
07
#515000
b110000 6
b110001 ,
1+
17
#520000
0+
07
#525000
b110001 6
b110010 ,
1+
17
#530000
0+
07
#535000
b110010 6
b110011 ,
1+
17
#540000
0+
07
#545000
b110011 6
b110100 ,
1+
17
#550000
0+
07
#555000
b110100 6
b110101 ,
1+
17
#560000
0+
07
#565000
b110101 6
b110110 ,
1+
17
#570000
0+
07
#575000
b110110 6
b110111 ,
1+
17
#580000
0+
07
#585000
b110111 6
b111000 ,
1+
17
#590000
0+
07
#595000
b111000 6
b111001 ,
1+
17
#600000
0+
07
#605000
b111001 6
b111010 ,
1+
17
#610000
0+
07
#615000
b111010 6
b111011 ,
1+
17
#620000
0+
07
#625000
b111011 6
b111100 ,
1+
17
#630000
0+
07
#635000
b111100 6
b111101 ,
1+
17
#640000
0+
07
#645000
b111101 6
b111110 ,
1+
17
#650000
0+
07
#655000
b111110 6
b111111 ,
1+
17
#660000
0+
07
#665000
b111111 6
b1000000 ,
1+
17
#670000
0+
07
#675000
b1000000 6
b1000001 ,
1+
17
#680000
0+
07
#685000
b1000001 6
b1000010 ,
1+
17
#690000
0+
07
#695000
b1000010 6
b1000011 ,
1+
17
#700000
0+
07
#705000
b1000011 6
b1000100 ,
1+
17
#710000
0+
07
#715000
b1000100 6
b1000101 ,
1+
17
#720000
0+
07
#725000
b1000101 6
b1000110 ,
1+
17
#730000
0+
07
#735000
b1000110 6
b1000111 ,
1+
17
#740000
0+
07
#745000
b1000111 6
b1001000 ,
1+
17
#750000
0+
07
#755000
b1001000 6
b1001001 ,
1+
17
#760000
0+
07
#765000
b1001001 6
b1001010 ,
1+
17
#770000
0+
07
#775000
b1001010 6
b1001011 ,
1+
17
#780000
0+
07
#785000
b1001011 6
b1001100 ,
1+
17
#790000
0+
07
#795000
b1001100 6
b1001101 ,
1+
17
#800000
0+
07
#805000
b1001101 6
b1001110 ,
1+
17
#810000
0+
07
#815000
b1001110 6
b1001111 ,
1+
17
#820000
0+
07
#825000
b1001111 6
b1010000 ,
1+
17
#830000
0+
07
#835000
b1010000 6
b1010001 ,
1+
17
#840000
0+
07
#845000
b1010001 6
b1010010 ,
1+
17
#850000
0+
07
#855000
b1010010 6
b1010011 ,
1+
17
#860000
0+
07
#865000
b1010011 6
b1010100 ,
1+
17
#870000
0+
07
#875000
b1010100 6
b1010101 ,
1+
17
#880000
0+
07
#885000
b1010101 6
b1010110 ,
1+
17
#890000
0+
07
#895000
b1010110 6
b1010111 ,
1+
17
#900000
0+
07
#905000
b1010111 6
b1011000 ,
1+
17
#910000
0+
07
#915000
b1011000 6
b1011001 ,
1+
17
#920000
0+
07
#925000
b1011001 6
b1011010 ,
1+
17
#930000
0+
07
#935000
b1011010 6
b1011011 ,
1+
17
#940000
0+
07
#945000
b1011011 6
b1011100 ,
1+
17
#950000
0+
07
#955000
b1011100 6
b1011101 ,
1+
17
#960000
0+
07
#965000
b1011101 6
b1011110 ,
1+
17
#970000
0+
07
#975000
b1011110 6
b1011111 ,
1+
17
#980000
0+
07
#985000
b1011111 6
b1100000 ,
1+
17
#990000
0+
07
#995000
b1100000 6
b1100001 ,
1+
17
#1000000
0+
07
#1005000
b1100001 6
b1100010 ,
1+
17
#1010000
0+
07
#1015000
b1100010 6
b1100011 ,
1+
17
#1020000
0+
07
#1025000
b1100011 6
b1100100 ,
1+
17
#1030000
0+
07
#1035000
b1100100 6
b1100101 ,
1+
17
#1040000
0+
07
#1045000
b1100101 6
b1100110 ,
1+
17
#1050000
0+
07
#1055000
b1100110 6
b1100111 ,
1+
17
#1060000
0+
07
#1065000
b1100111 6
b1101000 ,
1+
17
#1070000
0+
07
#1075000
b1101000 6
b1101001 ,
1+
17
#1080000
0+
07
#1085000
b1101001 6
b1101010 ,
1+
17
#1090000
0+
07
#1095000
b1101010 6
b1101011 ,
1+
17
#1100000
0+
07
#1105000
b1101011 6
b1101100 ,
1+
17
#1110000
0+
07
#1115000
b1101100 6
b1101101 ,
1+
17
#1120000
0+
07
#1125000
b1101101 6
b1101110 ,
1+
17
#1130000
0+
07
#1135000
b1101110 6
b1101111 ,
1+
17
#1140000
0+
07
#1145000
b1101111 6
b1110000 ,
1+
17
#1150000
0+
07
#1155000
b1110000 6
b1110001 ,
1+
17
#1160000
0+
07
#1165000
b1110001 6
b1110010 ,
1+
17
#1170000
0+
07
#1175000
b1110010 6
b1110011 ,
1+
17
#1180000
0+
07
#1185000
b1110011 6
b1110100 ,
1+
17
#1190000
0+
07
#1195000
b1110100 6
b1110101 ,
1+
17
#1200000
0+
07
#1205000
b1110101 6
b1110110 ,
1+
17
#1210000
0+
07
#1215000
b1110110 6
b1110111 ,
1+
17
#1220000
0+
07
#1225000
b1110111 6
b1111000 ,
1+
17
#1230000
0+
07
#1235000
b1111000 6
b1111001 ,
1+
17
#1240000
0+
07
#1245000
b1111001 6
b1111010 ,
1+
17
#1250000
0+
07
#1255000
b1111010 6
b1111011 ,
1+
17
#1260000
0+
07
#1265000
b1111011 6
b1111100 ,
1+
17
#1270000
0+
07
#1275000
b1111100 6
b1111101 ,
1+
17
#1280000
0+
07
#1285000
b1111101 6
b1111110 ,
1+
17
#1290000
0+
07
#1295000
b1111110 6
b1111111 ,
1+
17
#1300000
0+
07
#1305000
b1111111 6
b10000000 ,
1+
17
#1310000
0+
07
#1315000
b10000000 6
b10000001 ,
1+
17
#1320000
0+
07
#1325000
b10000001 6
b10000010 ,
1+
17
#1330000
0+
07
#1335000
b10000010 6
b10000011 ,
1+
17
#1340000
0+
07
#1345000
b10000011 6
b10000100 ,
1+
17
#1350000
0+
07
#1355000
b10000100 6
b10000101 ,
1+
17
#1360000
0+
07
#1365000
b10000101 6
b10000110 ,
1+
17
#1370000
0+
07
#1375000
b10000110 6
b10000111 ,
1+
17
#1380000
0+
07
#1385000
b10000111 6
b10001000 ,
1+
17
#1390000
0+
07
#1395000
b10001000 6
b10001001 ,
1+
17
#1400000
0+
07
#1405000
b10001001 6
b10001010 ,
1+
17
#1410000
0+
07
#1415000
b10001010 6
b10001011 ,
1+
17
#1420000
0+
07
#1425000
b10001011 6
b10001100 ,
1+
17
#1430000
0+
07
#1435000
b10001100 6
b10001101 ,
1+
17
#1440000
0+
07
#1445000
b10001101 6
b10001110 ,
1+
17
#1450000
0+
07
#1455000
b10001110 6
b10001111 ,
1+
17
#1460000
0+
07
#1465000
b10001111 6
b10010000 ,
1+
17
#1470000
0+
07
#1475000
b10010000 6
b10010001 ,
1+
17
#1480000
0+
07
#1485000
b10010001 6
b10010010 ,
1+
17
#1490000
0+
07
#1495000
b10010010 6
b10010011 ,
1+
17
#1500000
0+
07
#1505000
b10010011 6
b10010100 ,
1+
17
#1510000
0+
07
#1515000
b10010100 6
b10010101 ,
1+
17
#1520000
0+
07
#1525000
b10010101 6
b10010110 ,
1+
17
#1530000
0+
07
#1535000
b10010110 6
b10010111 ,
1+
17
#1540000
0+
07
#1545000
b10010111 6
b10011000 ,
1+
17
#1550000
0+
07
#1555000
b10011000 6
b10011001 ,
1+
17
#1560000
0+
07
#1565000
b10011001 6
b10011010 ,
1+
17
#1570000
0+
07
#1575000
b10011010 6
b10011011 ,
1+
17
#1580000
0+
07
#1585000
b10011011 6
b10011100 ,
1+
17
#1590000
0+
07
#1595000
b10011100 6
b10011101 ,
1+
17
#1600000
0+
07
#1605000
b10011101 6
b10011110 ,
1+
17
#1610000
0+
07
#1615000
b10011110 6
b10011111 ,
1+
17
#1620000
0+
07
#1625000
b10011111 6
b10100000 ,
1+
17
#1630000
0+
07
#1635000
b10100000 6
b10100001 ,
1+
17
#1640000
0+
07
#1645000
b10100001 6
b10100010 ,
1+
17
#1650000
0+
07
#1655000
b10100010 6
b10100011 ,
1+
17
#1660000
0+
07
#1665000
b10100011 6
b10100100 ,
1+
17
#1670000
0+
07
#1675000
b10100100 6
b10100101 ,
1+
17
#1680000
0+
07
#1685000
b10100101 6
b10100110 ,
1+
17
#1690000
0+
07
#1695000
b10100110 6
b10100111 ,
1+
17
#1700000
0+
07
#1705000
b10100111 6
b10101000 ,
1+
17
#1710000
0+
07
#1715000
b10101000 6
b10101001 ,
1+
17
#1720000
0+
07
#1725000
b10101001 6
b10101010 ,
1+
17
#1730000
0+
07
#1735000
b10101010 6
b10101011 ,
1+
17
#1740000
0+
07
#1745000
b10101011 6
b10101100 ,
1+
17
#1750000
0+
07
#1755000
b10101100 6
b10101101 ,
1+
17
#1760000
0+
07
#1765000
b10101101 6
b10101110 ,
1+
17
#1770000
0+
07
#1775000
b10101110 6
b10101111 ,
1+
17
#1780000
0+
07
#1785000
b10101111 6
b10110000 ,
1+
17
#1790000
0+
07
#1795000
b10110000 6
b10110001 ,
1+
17
#1800000
0+
07
#1805000
b10110001 6
b10110010 ,
1+
17
#1810000
0+
07
#1815000
b10110010 6
b10110011 ,
1+
17
#1820000
0+
07
#1825000
b10110011 6
b10110100 ,
1+
17
#1830000
0+
07
#1835000
b10110100 6
b10110101 ,
1+
17
#1840000
0+
07
#1845000
b10110101 6
b10110110 ,
1+
17
#1850000
0+
07
#1855000
b10110110 6
b10110111 ,
1+
17
#1860000
0+
07
#1865000
b10110111 6
b10111000 ,
1+
17
#1870000
0+
07
#1875000
b10111000 6
b10111001 ,
1+
17
#1880000
0+
07
#1885000
b10111001 6
b10111010 ,
1+
17
#1890000
0+
07
#1895000
b10111010 6
b10111011 ,
1+
17
#1900000
0+
07
#1905000
b10111011 6
b10111100 ,
1+
17
#1910000
0+
07
#1915000
b10111100 6
b10111101 ,
1+
17
#1920000
0+
07
#1925000
b10111101 6
b10111110 ,
1+
17
#1930000
0+
07
#1935000
b10111110 6
b10111111 ,
1+
17
#1940000
0+
07
#1945000
b10111111 6
b11000000 ,
1+
17
#1950000
0+
07
#1955000
b11000000 6
b11000001 ,
1+
17
#1960000
0+
07
#1965000
b11000001 6
b11000010 ,
1+
17
#1970000
0+
07
#1975000
b11000010 6
b11000011 ,
1+
17
#1980000
0+
07
#1985000
b11000011 6
b11000100 ,
1+
17
#1990000
0+
07
#1995000
b11000100 6
b11000101 ,
1+
17
#2000000
0+
07
#2005000
b11000101 6
b11000110 ,
1+
17
#2010000
0+
07
#2015000
b11000110 6
b11000111 ,
1+
17
#2020000
0+
07
#2025000
b11000111 6
b11001000 ,
1+
17
