Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 22 14:08:52 2022
| Host         : DESKTOP-VMP0KK8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |              65 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------+------------------------------------------------+------------------+----------------+
|       Clock Signal      |              Enable Signal              |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------+------------------------------------------------+------------------+----------------+
|  slowit/slowclk/clk_out | plant_movement3/signal_0_3              |                                                |                1 |              3 |
|  slowit/slowclk/clk_out | plant_movement1/signal_0_1              |                                                |                1 |              3 |
|  slowit/slowclk/clk_out | plant_movement2/signal_0_2              |                                                |                1 |              3 |
|  slowit/slowclk/clk_out | slowit/slowclk/XLXI_38/I_36_31_n_0      |                                                |                3 |              4 |
|  slowit/slowclk/clk_out | slowit/slowclk/XLXI_39/CEO              |                                                |                2 |              4 |
|  slowit/slowclk/clk_out | slowit/slowclk/XLXI_40/CEO              |                                                |                2 |              4 |
|  slowit/slowclk/clk_out | slowit/slowclk/XLXI_45/CEO              |                                                |                2 |              4 |
|  slowit/slowclk/clk_out | controller1/hor_counter/counter1/frame  | halfsectime/timer_counter_1/HalfSec            |                2 |              6 |
|  slowit/slowclk/clk_out | timer/timer_counter_1/CE                | timer/timer_counter_1/ff_4_0                   |                2 |              7 |
|  slowit/slowclk/clk_out |                                         | controller1/hor_counter/counter1/ff_7_0        |                4 |             10 |
|  slowit/slowclk/clk_out | frog_brain/CE0_0                        |                                                |                2 |             10 |
|  slowit/slowclk/clk_out | controller1/hor_counter/counter1/ff_7_0 | controller1/ver_counter/counter2/counter_reset |                3 |             10 |
|  slowit/slowclk/clk_out | controller1/hor_counter/counter1/frame  | frog_brain/reset_frog                          |                4 |             16 |
|  slowit/slowclk/clk_out | frog_brain/CE0                          |                                                |               14 |             30 |
|  slowit/slowclk/clk_out |                                         |                                                |               14 |             37 |
+-------------------------+-----------------------------------------+------------------------------------------------+------------------+----------------+


