Classic Timing Analyzer report for DE2Bot
Tue Mar 17 22:55:09 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
  9. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
 10. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 11. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 12. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 13. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 14. tsu
 15. tco
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                  ; To                                                                        ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 10.706 ns                                      ; KEY[0]                                                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                          ; --                                           ; CLOCK_27                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 12.937 ns                                      ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                        ; HEX1[2]                                                                   ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 4.050 ns                                       ; SW[10]                                                                                                                                                ; DIG_IN:inst5|B_DI[10]                                                     ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.552 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; DIG_IN:inst6|B_DI[2]                                                                                                                                  ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0                                     ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 3.785 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                       ; SCOMP:inst8|AC[14]                                                        ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; 33.138 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; SLCD:inst55|data_in[10]                                                                                                                               ; SLCD:inst55|LCD_D[3]                                                      ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.700 ns ; 14.73 MHz ( period = 67.901 ns )  ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -4.435 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 232          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; SLCD:inst55|LCD_D[6]                                                                                                                                  ; SLCD:inst55|LCD_D[6]                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0                                                                                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0                                    ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                                                       ;                                                                           ;                                              ;                                              ; 232          ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.785 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.998 ns                ;
; 4.055 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 5.759 ns                ;
; 4.373 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.410 ns                ;
; 4.393 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 5.388 ns                ;
; 4.409 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.785 ns                  ; 5.376 ns                ;
; 4.412 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 5.342 ns                ;
; 4.456 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.327 ns                ;
; 4.573 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.210 ns                ;
; 4.578 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 5.203 ns                ;
; 4.719 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 5.033 ns                ;
; 4.749 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.059 ns                ;
; 4.887 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.750 ns                  ; 4.863 ns                ;
; 4.926 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 4.828 ns                ;
; 5.017 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 4.764 ns                ;
; 5.026 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 4.784 ns                ;
; 5.045 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 4.769 ns                ;
; 5.096 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 4.682 ns                ;
; 5.154 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.750 ns                  ; 4.596 ns                ;
; 5.216 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 4.560 ns                ;
; 5.233 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.528 ns                ;
; 5.333 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.785 ns                  ; 4.452 ns                ;
; 5.366 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 4.424 ns                ;
; 5.427 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 4.387 ns                ;
; 5.432 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 4.358 ns                ;
; 5.448 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 4.331 ns                ;
; 5.455 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 4.326 ns                ;
; 5.486 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 4.302 ns                ;
; 5.523 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 4.238 ns                ;
; 5.554 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 4.234 ns                ;
; 5.591 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 4.223 ns                ;
; 5.633 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 4.157 ns                ;
; 5.651 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 4.132 ns                ;
; 5.673 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 4.117 ns                ;
; 5.683 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.785 ns                  ; 4.102 ns                ;
; 5.736 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 4.054 ns                ;
; 5.783 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 4.007 ns                ;
; 5.867 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 3.912 ns                ;
; 5.889 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.872 ns                ;
; 5.899 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 3.915 ns                ;
; 5.900 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 3.883 ns                ;
; 5.946 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 3.844 ns                ;
; 5.981 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 3.780 ns                ;
; 6.044 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 3.746 ns                ;
; 6.084 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 3.706 ns                ;
; 6.372 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.814 ns                  ; 3.442 ns                ;
; 6.648 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.785 ns                  ; 3.137 ns                ;
; 6.657 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; LEDS:inst58|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.531 ns                 ; 6.874 ns                ;
; 6.726 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.785 ns                  ; 3.059 ns                ;
; 7.075 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[14]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.520 ns                 ; 6.445 ns                ;
; 7.218 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.560 ns                 ; 6.342 ns                ;
; 7.276 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 2.485 ns                ;
; 7.295 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; LEDS:inst59|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.169 ns                 ; 6.874 ns                ;
; 7.380 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.557 ns                 ; 6.177 ns                ;
; 7.389 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[10]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.528 ns                 ; 6.139 ns                ;
; 7.528 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[14]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 6.349 ns                ;
; 7.578 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; LEDS:inst58|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.528 ns                 ; 5.950 ns                ;
; 7.702 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; LEDS:inst58|BLED[14]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.491 ns                 ; 5.789 ns                ;
; 7.720 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 6.446 ns                ;
; 7.743 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; LEDS:inst58|BLED[10]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.499 ns                 ; 5.756 ns                ;
; 7.775 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.558 ns                 ; 5.783 ns                ;
; 7.856 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.198 ns                 ; 6.342 ns                ;
; 7.895 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; LEDS:inst58|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.556 ns                 ; 5.661 ns                ;
; 7.942 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.191 ns                 ; 6.249 ns                ;
; 8.001 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 6.351 ns                ;
; 8.018 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.195 ns                 ; 6.177 ns                ;
; 8.034 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.174 ns                 ; 6.140 ns                ;
; 8.036 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.577 ns                 ; 5.541 ns                ;
; 8.155 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; SLCD:inst55|data_in[14]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.848 ns                 ; 5.693 ns                ;
; 8.216 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; LEDS:inst59|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 5.950 ns                ;
; 8.286 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[8]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.906 ns                 ; 5.620 ns                ;
; 8.295 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.162 ns                 ; 5.867 ns                ;
; 8.347 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.137 ns                 ; 5.790 ns                ;
; 8.349 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; LEDS:inst58|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.504 ns                 ; 5.155 ns                ;
; 8.388 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.145 ns                 ; 5.757 ns                ;
; 8.389 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; LEDS:inst58|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.548 ns                 ; 5.159 ns                ;
; 8.415 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.196 ns                 ; 5.781 ns                ;
; 8.447 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; LEDS:inst58|BLED[15]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.491 ns                 ; 5.044 ns                ;
; 8.466 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[13]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 5.411 ns                ;
; 8.486 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; SLCD:inst55|data_in[13]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.875 ns                 ; 5.389 ns                ;
; 8.512 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.556 ns                 ; 5.044 ns                ;
; 8.516 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; LEDS:inst58|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.543 ns                 ; 5.027 ns                ;
; 8.521 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.906 ns                 ; 5.385 ns                ;
; 8.535 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; LEDS:inst59|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.194 ns                 ; 5.659 ns                ;
; 8.590 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.530 ns                 ; 4.940 ns                ;
; 8.628 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.323 ns                 ; 5.695 ns                ;
; 8.634 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; LEDS:inst58|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.554 ns                 ; 4.920 ns                ;
; 8.639 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; SLCD:inst55|data_in[8]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 5.238 ns                ;
; 8.677 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.215 ns                 ; 5.538 ns                ;
; 8.686 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.184 ns                 ; 5.498 ns                ;
; 8.745 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[15]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.520 ns                 ; 4.775 ns                ;
; 8.762 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.381 ns                 ; 5.619 ns                ;
; 8.872 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; SLCD:inst55|data_in[7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.850 ns                 ; 4.978 ns                ;
; 8.875 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; SLCD:inst55|data_in[10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 5.002 ns                ;
; 8.882 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.186 ns                 ; 5.304 ns                ;
; 8.923 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[13]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.520 ns                 ; 4.597 ns                ;
; 8.942 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 5.410 ns                ;
; 8.943 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; LEDS:inst58|BLED[13]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.518 ns                 ; 4.575 ns                ;
; 8.944 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; LEDS:inst58|BLED[12]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.518 ns                 ; 4.574 ns                ;
; 8.962 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.350 ns                 ; 5.388 ns                ;
; 8.987 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; LEDS:inst59|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.142 ns                 ; 5.155 ns                ;
; 8.996 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.381 ns                 ; 5.385 ns                ;
; 9.023 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; SLCD:inst55|data_in[15]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.848 ns                 ; 4.825 ns                ;
; 9.030 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; LEDS:inst59|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.186 ns                 ; 5.156 ns                ;
; 9.050 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[3]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.829 ns                ;
; 9.062 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.533 ns                 ; 4.471 ns                ;
; 9.064 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.533 ns                 ; 4.469 ns                ;
; 9.083 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.541 ns                 ; 4.458 ns                ;
; 9.096 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.137 ns                 ; 5.041 ns                ;
; 9.115 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 5.237 ns                ;
; 9.117 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; SLCD:inst55|data_in[9]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.908 ns                 ; 4.791 ns                ;
; 9.149 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.194 ns                 ; 5.045 ns                ;
; 9.154 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; LEDS:inst59|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.181 ns                 ; 5.027 ns                ;
; 9.161 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; LEDS:inst58|BLED[11]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.526 ns                 ; 4.365 ns                ;
; 9.170 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; SLCD:inst55|data_in[3]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 4.707 ns                ;
; 9.202 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.324 ns                 ; 5.122 ns                ;
; 9.212 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; SLCD:inst55|data_in[5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.850 ns                 ; 4.638 ns                ;
; 9.221 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[12]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.520 ns                 ; 4.299 ns                ;
; 9.229 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.168 ns                 ; 4.939 ns                ;
; 9.262 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; SLCD:inst55|data_in[12]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.875 ns                 ; 4.613 ns                ;
; 9.271 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; LEDS:inst59|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.192 ns                 ; 4.921 ns                ;
; 9.290 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.197 ns                 ; 4.907 ns                ;
; 9.291 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; SLCD:inst55|data_in[11]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.904 ns                 ; 4.613 ns                ;
; 9.301 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[0]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.578 ns                ;
; 9.320 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; LEDS:inst58|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.504 ns                 ; 4.184 ns                ;
; 9.321 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[15]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 4.556 ns                ;
; 9.350 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 5.002 ns                ;
; 9.356 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.528 ns                 ; 4.172 ns                ;
; 9.357 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst58|BLED[11]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.528 ns                 ; 4.171 ns                ;
; 9.378 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.501 ns                ;
; 9.394 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 4.772 ns                ;
; 9.410 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.195 ns                 ; 4.785 ns                ;
; 9.440 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.912 ns                ;
; 9.451 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.428 ns                ;
; 9.473 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.173 ns                 ; 4.700 ns                ;
; 9.487 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[11]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.906 ns                 ; 4.419 ns                ;
; 9.494 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[6]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.385 ns                ;
; 9.494 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.858 ns                ;
; 9.494 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.169 ns                 ; 4.675 ns                ;
; 9.502 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.323 ns                 ; 4.821 ns                ;
; 9.539 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[12]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 4.338 ns                ;
; 9.557 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; SLCD:inst55|data_in[0]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.850 ns                 ; 4.293 ns                ;
; 9.560 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.350 ns                 ; 4.790 ns                ;
; 9.564 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.198 ns                 ; 4.634 ns                ;
; 9.571 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 4.595 ns                ;
; 9.585 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.294 ns                ;
; 9.590 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.164 ns                 ; 4.574 ns                ;
; 9.591 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.164 ns                 ; 4.573 ns                ;
; 9.592 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.383 ns                 ; 4.791 ns                ;
; 9.616 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; SLCD:inst55|data_in[6]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.877 ns                 ; 4.261 ns                ;
; 9.616 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.353 ns                 ; 4.737 ns                ;
; 9.632 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.247 ns                ;
; 9.644 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.197 ns                 ; 4.553 ns                ;
; 9.647 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.324 ns                 ; 4.677 ns                ;
; 9.649 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; SLCD:inst55|data_in[1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.850 ns                 ; 4.201 ns                ;
; 9.664 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; LEDS:inst58|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.528 ns                 ; 3.864 ns                ;
; 9.679 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.169 ns                 ; 4.490 ns                ;
; 9.684 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[9]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.906 ns                 ; 4.222 ns                ;
; 9.694 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.197 ns                 ; 4.503 ns                ;
; 9.700 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.171 ns                 ; 4.471 ns                ;
; 9.702 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.171 ns                 ; 4.469 ns                ;
; 9.721 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.179 ns                 ; 4.458 ns                ;
; 9.737 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.350 ns                 ; 4.613 ns                ;
; 9.750 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.323 ns                 ; 4.573 ns                ;
; 9.763 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.353 ns                 ; 4.590 ns                ;
; 9.765 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.379 ns                 ; 4.614 ns                ;
; 9.773 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; SLCD:inst55|data_in[5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 4.106 ns                ;
; 9.800 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.552 ns                ;
; 9.801 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.551 ns                ;
; 9.867 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 4.299 ns                ;
; 9.878 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.197 ns                 ; 4.319 ns                ;
; 9.894 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.458 ns                ;
; 9.940 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; SLCD:inst55|data_in[2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.879 ns                 ; 3.939 ns                ;
; 9.950 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.168 ns                 ; 4.218 ns                ;
; 9.952 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.197 ns                 ; 4.245 ns                ;
; 9.958 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; LEDS:inst59|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.142 ns                 ; 4.184 ns                ;
; 9.961 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.381 ns                 ; 4.420 ns                ;
; 9.995 ns                                ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; LEDS:inst59|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 4.171 ns                ;
; 10.014 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.338 ns                ;
; 10.040 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.171 ns                 ; 4.131 ns                ;
; 10.076 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.168 ns                 ; 4.092 ns                ;
; 10.092 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.323 ns                 ; 4.231 ns                ;
; 10.109 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.352 ns                 ; 4.243 ns                ;
; 10.159 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.381 ns                 ; 4.222 ns                ;
; 10.193 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; LEDS:inst58|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.501 ns                 ; 3.308 ns                ;
; 10.207 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.198 ns                 ; 3.991 ns                ;
; 10.212 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.198 ns                 ; 3.986 ns                ;
; 10.240 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.198 ns                 ; 3.958 ns                ;
; 10.303 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; LEDS:inst59|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.166 ns                 ; 3.863 ns                ;
; 10.334 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.196 ns                 ; 3.862 ns                ;
; 10.360 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.353 ns                 ; 3.993 ns                ;
; 10.366 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.353 ns                 ; 3.987 ns                ;
; 10.488 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.351 ns                 ; 3.863 ns                ;
; 10.832 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; LEDS:inst59|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.139 ns                 ; 3.307 ns                ;
; 10.981 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; SLCD:inst55|data_in[4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.850 ns                 ; 2.869 ns                ;
; 11.167 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.169 ns                 ; 3.002 ns                ;
; 11.219 ns                               ; None                                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.324 ns                 ; 3.105 ns                ;
; 12.988 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                  ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.337 ns                 ; 4.349 ns                ;
; 13.180 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                  ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.368 ns                 ; 4.188 ns                ;
; 13.325 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                 ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.337 ns                 ; 4.012 ns                ;
; 13.520 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.344 ns                 ; 3.824 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 33.138 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.345 ns                ;
; 33.180 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.303 ns                ;
; 33.277 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.206 ns                ;
; 33.357 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.126 ns                ;
; 33.369 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.114 ns                ;
; 33.390 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 3.120 ns                ;
; 33.391 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.092 ns                ;
; 33.402 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 3.081 ns                ;
; 33.419 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 3.091 ns                ;
; 33.517 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.967 ns                ;
; 33.528 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 2.955 ns                ;
; 33.530 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.981 ns                ;
; 33.532 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.979 ns                ;
; 33.547 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.963 ns                ;
; 33.550 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.934 ns                ;
; 33.552 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 2.931 ns                ;
; 33.570 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.940 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.148 ns                ;
; 33.667 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.843 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.675 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 6.111 ns                ;
; 33.678 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 2.805 ns                ;
; 33.692 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.792 ns                ;
; 33.698 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.483 ns                 ; 2.785 ns                ;
; 33.714 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.796 ns                ;
; 33.786 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.698 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.797 ns                               ; 161.21 MHz ( period = 6.203 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.989 ns                ;
; 33.799 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.712 ns                ;
; 33.800 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.711 ns                ;
; 33.801 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.710 ns                ;
; 33.808 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.703 ns                ;
; 33.812 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.699 ns                ;
; 33.814 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.697 ns                ;
; 33.819 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.665 ns                ;
; 33.821 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.689 ns                ;
; 33.825 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.659 ns                ;
; 33.858 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.626 ns                ;
; 33.859 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.651 ns                ;
; 33.884 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.626 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.934 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.852 ns                ;
; 33.952 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.561 ns                ;
; 33.961 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.523 ns                ;
; 33.993 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.517 ns                ;
; 34.006 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.504 ns                ;
; 34.008 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.476 ns                ;
; 34.026 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.487 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.720 ns                ;
; 34.069 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.442 ns                ;
; 34.077 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.434 ns                ;
; 34.077 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.434 ns                ;
; 34.081 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.430 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.101 ns                               ; 169.52 MHz ( period = 5.899 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.683 ns                ;
; 34.103 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.409 ns                ;
; 34.108 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.403 ns                ;
; 34.116 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.395 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.116 ns                               ; 169.95 MHz ( period = 5.884 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.670 ns                ;
; 34.124 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.388 ns                ;
; 34.134 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.378 ns                ;
; 34.138 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.374 ns                ;
; 34.143 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.369 ns                ;
; 34.144 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.368 ns                ;
; 34.154 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.484 ns                 ; 2.330 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.581 ns                ;
; 34.221 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.292 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.561 ns                ;
; 34.235 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.276 ns                ;
; 34.240 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.273 ns                ;
; 34.250 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.263 ns                ;
; 34.272 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.239 ns                ;
; 34.272 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.239 ns                ;
; 34.346 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.165 ns                ;
; 34.352 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.158 ns                ;
; 34.353 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.157 ns                ;
; 34.357 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.154 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.424 ns                ;
; 34.371 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.141 ns                ;
; 34.399 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.114 ns                ;
; 34.406 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.106 ns                ;
; 34.415 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 2.097 ns                ;
; 34.425 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.085 ns                ;
; 34.427 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.083 ns                ;
; 34.438 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 2.072 ns                ;
; 34.468 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 2.045 ns                ;
; 34.504 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.511 ns                 ; 2.007 ns                ;
; 34.519 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.513 ns                 ; 1.994 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.242 ns                ;
; 34.581 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 1.931 ns                ;
; 34.593 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.512 ns                 ; 1.919 ns                ;
; 34.599 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 1.911 ns                ;
; 34.629 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.510 ns                 ; 1.881 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; 34.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.784 ns                 ; 5.153 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                   ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                     ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.552 ns                                ; None                                                ; DIG_IN:inst6|B_DI[2]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.791 ns                  ; 3.239 ns                ;
; 0.588 ns                                ; None                                                ; DIG_IN:inst5|B_DI[7]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.564 ns                  ; 2.976 ns                ;
; 0.765 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.174 ns                  ; 3.409 ns                ;
; 0.837 ns                                ; None                                                ; DIG_IN:inst6|B_DI[3]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.816 ns                  ; 2.979 ns                ;
; 0.854 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.950 ns                  ; 3.096 ns                ;
; 0.980 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 3.167 ns                ;
; 1.013 ns                                ; None                                                ; DIG_IN:inst6|B_DI[5]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 2.807 ns                ;
; 1.122 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 2.857 ns                ;
; 1.142 ns                                ; None                                                ; DIG_IN:inst5|B_DI[0]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 2.442 ns                ;
; 1.174 ns                                ; None                                                ; DIG_IN:inst5|B_DI[13]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.537 ns                  ; 2.363 ns                ;
; 1.181 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.952 ns                  ; 2.771 ns                ;
; 1.186 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 2.961 ns                ;
; 1.194 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 2.953 ns                ;
; 1.196 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 2.951 ns                ;
; 1.246 ns                                ; None                                                ; DIG_IN:inst6|B_DI[3]                                                      ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.816 ns                  ; 2.570 ns                ;
; 1.294 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.952 ns                  ; 2.658 ns                ;
; 1.310 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 2.669 ns                ;
; 1.315 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.950 ns                  ; 2.635 ns                ;
; 1.323 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 2.656 ns                ;
; 1.346 ns                                ; None                                                ; DIG_IN:inst5|B_DI[13]                                                     ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.537 ns                  ; 2.191 ns                ;
; 1.348 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.981 ns                  ; 2.633 ns                ;
; 1.413 ns                                ; None                                                ; DIG_IN:inst5|B_DI[2]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.535 ns                  ; 2.122 ns                ;
; 1.415 ns                                ; None                                                ; DIG_IN:inst5|B_DI[7]                                                      ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.535 ns                  ; 2.120 ns                ;
; 1.418 ns                                ; None                                                ; DIG_IN:inst6|B_DI[5]                                                      ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 2.402 ns                ;
; 1.442 ns                                ; None                                                ; DIG_IN:inst6|B_DI[10]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 2.378 ns                ;
; 1.452 ns                                ; None                                                ; DIG_IN:inst6|B_DI[2]                                                      ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 2.368 ns                ;
; 1.476 ns                                ; None                                                ; DIG_IN:inst6|B_DI[14]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 2.344 ns                ;
; 1.501 ns                                ; None                                                ; DIG_IN:inst5|B_DI[1]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 2.083 ns                ;
; 1.503 ns                                ; None                                                ; DIG_IN:inst5|B_DI[1]                                                      ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 2.081 ns                ;
; 1.528 ns                                ; None                                                ; DIG_IN:inst6|B_DI[7]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.844 ns                  ; 2.316 ns                ;
; 1.537 ns                                ; None                                                ; DIG_IN:inst5|B_DI[9]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.533 ns                  ; 1.996 ns                ;
; 1.586 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 2.561 ns                ;
; 1.590 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.952 ns                  ; 2.362 ns                ;
; 1.592 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.145 ns                  ; 2.553 ns                ;
; 1.607 ns                                ; None                                                ; DIG_IN:inst5|B_DI[15]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.564 ns                  ; 1.957 ns                ;
; 1.610 ns                                ; None                                                ; DIG_IN:inst5|B_DI[14]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.561 ns                  ; 1.951 ns                ;
; 1.624 ns                                ; None                                                ; DIG_IN:inst6|B_DI[8]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.843 ns                  ; 2.219 ns                ;
; 1.627 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.145 ns                  ; 2.518 ns                ;
; 1.690 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.952 ns                  ; 2.262 ns                ;
; 1.693 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.118 ns                  ; 2.425 ns                ;
; 1.728 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 2.251 ns                ;
; 1.728 ns                                ; None                                                ; DIG_IN:inst6|B_DI[11]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 2.065 ns                ;
; 1.733 ns                                ; None                                                ; DIG_IN:inst6|B_DI[12]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 2.060 ns                ;
; 1.741 ns                                ; None                                                ; DIG_IN:inst6|B_DI[15]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.825 ns                  ; 2.084 ns                ;
; 1.745 ns                                ; None                                                ; DIG_IN:inst5|B_DI[3]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.537 ns                  ; 1.792 ns                ;
; 1.748 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.981 ns                  ; 2.233 ns                ;
; 1.750 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.143 ns                  ; 2.393 ns                ;
; 1.754 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 2.225 ns                ;
; 1.760 ns                                ; None                                                ; DIG_IN:inst5|B_DI[8]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 1.824 ns                ;
; 1.764 ns                                ; None                                                ; DIG_IN:inst6|B_DI[0]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.844 ns                  ; 2.080 ns                ;
; 1.773 ns                                ; None                                                ; DIG_IN:inst5|B_DI[6]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.537 ns                  ; 1.764 ns                ;
; 1.795 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 2.184 ns                ;
; 1.839 ns                                ; None                                                ; DIG_IN:inst6|B_DI[10]                                                     ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 1.981 ns                ;
; 1.855 ns                                ; None                                                ; DIG_IN:inst5|B_DI[0]                                                      ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.555 ns                  ; 1.700 ns                ;
; 1.878 ns                                ; None                                                ; DIG_IN:inst5|B_DI[5]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.564 ns                  ; 1.686 ns                ;
; 1.879 ns                                ; None                                                ; DIG_IN:inst6|B_DI[1]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 1.941 ns                ;
; 1.881 ns                                ; None                                                ; DIG_IN:inst6|B_DI[1]                                                      ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 1.939 ns                ;
; 1.882 ns                                ; None                                                ; DIG_IN:inst5|B_DI[4]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 1.702 ns                ;
; 1.883 ns                                ; None                                                ; DIG_IN:inst6|B_DI[14]                                                     ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.820 ns                  ; 1.937 ns                ;
; 1.884 ns                                ; None                                                ; DIG_IN:inst5|B_DI[10]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.561 ns                  ; 1.677 ns                ;
; 1.961 ns                                ; None                                                ; DIG_IN:inst5|B_DI[9]                                                      ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.533 ns                  ; 1.572 ns                ;
; 1.962 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 2.185 ns                ;
; 2.017 ns                                ; None                                                ; DIG_IN:inst5|B_DI[14]                                                     ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.561 ns                  ; 1.544 ns                ;
; 2.028 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.921 ns                  ; 1.893 ns                ;
; 2.031 ns                                ; None                                                ; DIG_IN:inst6|B_DI[8]                                                      ; SRAM_CONTROLLER:inst3|ADDR[8]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.843 ns                  ; 1.812 ns                ;
; 2.092 ns                                ; None                                                ; DIG_IN:inst6|B_DI[9]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.794 ns                  ; 1.702 ns                ;
; 2.095 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.174 ns                  ; 2.079 ns                ;
; 2.128 ns                                ; None                                                ; DIG_IN:inst6|B_DI[13]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 1.665 ns                ;
; 2.137 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.950 ns                  ; 1.813 ns                ;
; 2.137 ns                                ; None                                                ; DIG_IN:inst6|B_DI[11]                                                     ; SRAM_CONTROLLER:inst3|ADDR[11]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 1.656 ns                ;
; 2.138 ns                                ; None                                                ; DIG_IN:inst6|B_DI[12]                                                     ; SRAM_CONTROLLER:inst3|ADDR[12]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 1.655 ns                ;
; 2.138 ns                                ; None                                                ; DIG_IN:inst5|B_DI[11]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.534 ns                  ; 1.396 ns                ;
; 2.142 ns                                ; None                                                ; DIG_IN:inst5|B_DI[12]                                                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.534 ns                  ; 1.392 ns                ;
; 2.154 ns                                ; None                                                ; DIG_IN:inst5|B_DI[3]                                                      ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.537 ns                  ; 1.383 ns                ;
; 2.165 ns                                ; None                                                ; DIG_IN:inst6|B_DI[6]                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 1.628 ns                ;
; 2.167 ns                                ; None                                                ; DIG_IN:inst5|B_DI[8]                                                      ; SRAM_CONTROLLER:inst3|ADDR[8]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 1.417 ns                ;
; 2.169 ns                                ; None                                                ; DIG_IN:inst5|B_DI[6]                                                      ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.537 ns                  ; 1.368 ns                ;
; 2.174 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.143 ns                  ; 1.969 ns                ;
; 2.217 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 1.762 ns                ;
; 2.219 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.979 ns                  ; 1.760 ns                ;
; 2.280 ns                                ; None                                                ; DIG_IN:inst5|B_DI[15]                                                     ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.564 ns                  ; 1.284 ns                ;
; 2.281 ns                                ; None                                                ; DIG_IN:inst5|B_DI[10]                                                     ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.561 ns                  ; 1.280 ns                ;
; 2.282 ns                                ; None                                                ; DIG_IN:inst5|B_DI[4]                                                      ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.584 ns                  ; 1.302 ns                ;
; 2.283 ns                                ; None                                                ; DIG_IN:inst5|B_DI[5]                                                      ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.564 ns                  ; 1.281 ns                ;
; 2.300 ns                                ; None                                                ; DIG_IN:inst6|B_DI[13]                                                     ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 1.493 ns                ;
; 2.313 ns                                ; None                                                ; DIG_IN:inst5|B_DI[2]                                                      ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.564 ns                  ; 1.251 ns                ;
; 2.355 ns                                ; None                                                ; DIG_IN:inst6|B_DI[7]                                                      ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.815 ns                  ; 1.460 ns                ;
; 2.371 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.147 ns                  ; 1.776 ns                ;
; 2.414 ns                                ; None                                                ; DIG_IN:inst6|B_DI[15]                                                     ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.825 ns                  ; 1.411 ns                ;
; 2.477 ns                                ; None                                                ; DIG_IN:inst6|B_DI[0]                                                      ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.815 ns                  ; 1.338 ns                ;
; 2.500 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.174 ns                  ; 1.674 ns                ;
; 2.516 ns                                ; None                                                ; DIG_IN:inst6|B_DI[9]                                                      ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.794 ns                  ; 1.278 ns                ;
; 2.527 ns                                ; None                                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 4.174 ns                  ; 1.647 ns                ;
; 2.547 ns                                ; None                                                ; DIG_IN:inst5|B_DI[11]                                                     ; SRAM_CONTROLLER:inst3|ADDR[11]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.534 ns                  ; 0.987 ns                ;
; 2.547 ns                                ; None                                                ; DIG_IN:inst5|B_DI[12]                                                     ; SRAM_CONTROLLER:inst3|ADDR[12]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.534 ns                  ; 0.987 ns                ;
; 2.561 ns                                ; None                                                ; DIG_IN:inst6|B_DI[6]                                                      ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 3.793 ns                  ; 1.232 ns                ;
; 2.583 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.232 ns                ;
; 2.603 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.212 ns                ;
; 2.724 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.091 ns                ;
; 2.871 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.944 ns                ;
; 2.986 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.829 ns                ;
; 2.988 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.827 ns                ;
; 3.010 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.805 ns                ;
; 3.015 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.773 ns                ;
; 3.036 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.750 ns                ;
; 3.063 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.752 ns                ;
; 3.104 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.711 ns                ;
; 3.135 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.680 ns                ;
; 3.156 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.659 ns                ;
; 3.156 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.632 ns                ;
; 3.159 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.629 ns                ;
; 3.177 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.609 ns                ;
; 3.204 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.611 ns                ;
; 3.222 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.593 ns                ;
; 3.272 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.543 ns                ;
; 3.278 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.537 ns                ;
; 3.289 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.495 ns                ;
; 3.297 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.518 ns                ;
; 3.300 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.488 ns                ;
; 3.331 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.457 ns                ;
; 3.332 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.483 ns                ;
; 3.344 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.471 ns                ;
; 3.363 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.452 ns                ;
; 3.372 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.443 ns                ;
; 3.378 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.437 ns                ;
; 3.395 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.420 ns                ;
; 3.410 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.376 ns                ;
; 3.411 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.404 ns                ;
; 3.413 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.402 ns                ;
; 3.418 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.370 ns                ;
; 3.424 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.364 ns                ;
; 3.430 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.354 ns                ;
; 3.432 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.383 ns                ;
; 3.439 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.347 ns                ;
; 3.442 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.373 ns                ;
; 3.466 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.349 ns                ;
; 3.472 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.316 ns                ;
; 3.489 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.326 ns                ;
; 3.493 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.322 ns                ;
; 3.501 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.314 ns                ;
; 3.551 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.235 ns                ;
; 3.552 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.263 ns                ;
; 3.559 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.256 ns                ;
; 3.562 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.226 ns                ;
; 3.565 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.223 ns                ;
; 3.566 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.249 ns                ;
; 3.567 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.221 ns                ;
; 3.573 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.242 ns                ;
; 3.577 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.209 ns                ;
; 3.588 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.198 ns                ;
; 3.600 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.215 ns                ;
; 3.612 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.203 ns                ;
; 3.622 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.193 ns                ;
; 3.625 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.190 ns                ;
; 3.664 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.151 ns                ;
; 3.677 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.138 ns                ;
; 3.679 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.136 ns                ;
; 3.687 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.128 ns                ;
; 3.692 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.092 ns                ;
; 3.707 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.108 ns                ;
; 3.708 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.107 ns                ;
; 3.711 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.077 ns                ;
; 3.713 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 6.071 ns                ;
; 3.717 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.071 ns                ;
; 3.717 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.098 ns                ;
; 3.720 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.068 ns                ;
; 3.729 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.086 ns                ;
; 3.732 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.083 ns                ;
; 3.734 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.054 ns                ;
; 3.757 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 6.031 ns                ;
; 3.763 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.052 ns                ;
; 3.769 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.046 ns                ;
; 3.775 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.040 ns                ;
; 3.776 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 6.010 ns                ;
; 3.785 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.030 ns                ;
; 3.799 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.016 ns                ;
; 3.813 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 5.973 ns                ;
; 3.814 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.001 ns                ;
; 3.815 ns                                ; None                                                ; SCOMP:inst8|IR[1]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 6.000 ns                ;
; 3.816 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.999 ns                ;
; 3.820 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.995 ns                ;
; 3.827 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 5.961 ns                ;
; 3.829 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.986 ns                ;
; 3.829 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.986 ns                ;
; 3.835 ns                                ; None                                                ; SCOMP:inst8|IO_CYCLE                                                      ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.980 ns                ;
; 3.841 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 5.943 ns                ;
; 3.849 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.966 ns                ;
; 3.854 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 5.930 ns                ;
; 3.858 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 5.930 ns                ;
; 3.861 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 5.927 ns                ;
; 3.864 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.784 ns                  ; 5.920 ns                ;
; 3.879 ns                                ; None                                                ; SCOMP:inst8|IR[2]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.936 ns                ;
; 3.883 ns                                ; None                                                ; SCOMP:inst8|IR[5]                                                         ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 5.905 ns                ;
; 3.886 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.929 ns                ;
; 3.898 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 5.890 ns                ;
; 3.906 ns                                ; None                                                ; SCOMP:inst8|IR[3]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.788 ns                  ; 5.882 ns                ;
; 3.913 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.902 ns                ;
; 3.914 ns                                ; None                                                ; SCOMP:inst8|IR[4]                                                         ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.901 ns                ;
; 3.917 ns                                ; None                                                ; SCOMP:inst8|IR[6]                                                         ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 5.869 ns                ;
; 3.936 ns                                ; None                                                ; SCOMP:inst8|IR[7]                                                         ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 5.879 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                        ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.700 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.945 ns                ;
; 63.725 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.920 ns                ;
; 63.725 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.920 ns                ;
; 63.725 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.920 ns                ;
; 63.725 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.920 ns                ;
; 63.725 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.920 ns                ;
; 63.746 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.899 ns                ;
; 63.746 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.899 ns                ;
; 63.746 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.899 ns                ;
; 63.746 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.899 ns                ;
; 63.746 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.899 ns                ;
; 63.869 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.776 ns                ;
; 63.869 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.776 ns                ;
; 63.869 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.776 ns                ;
; 63.869 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.776 ns                ;
; 63.869 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.776 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.879 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.766 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.880 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.811 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.883 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.762 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 63.965 ns                               ; 254.07 MHz ( period = 3.936 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.726 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.641 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.641 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.641 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.641 ns                ;
; 64.004 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.641 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.013 ns                               ; 257.20 MHz ( period = 3.888 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.678 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.620 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.073 ns                               ; 261.23 MHz ( period = 3.828 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.618 ns                ;
; 64.151 ns                               ; 266.67 MHz ( period = 3.750 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.540 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.210 ns                               ; 270.93 MHz ( period = 3.691 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.481 ns                ;
; 64.236 ns                               ; 272.85 MHz ( period = 3.665 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.455 ns                ;
; 64.244 ns                               ; 273.45 MHz ( period = 3.657 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.447 ns                ;
; 64.284 ns                               ; 276.47 MHz ( period = 3.617 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.407 ns                ;
; 64.329 ns                               ; 279.96 MHz ( period = 3.572 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.362 ns                ;
; 64.342 ns                               ; 280.98 MHz ( period = 3.559 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.349 ns                ;
; 64.344 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.347 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.368 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.323 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.374 ns                               ; 283.53 MHz ( period = 3.527 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.317 ns                ;
; 64.377 ns                               ; 283.77 MHz ( period = 3.524 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.314 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.406 ns                               ; 286.12 MHz ( period = 3.495 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.278 ns                ;
; 64.435 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.252 ns                ;
; 64.435 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.256 ns                ;
; 64.437 ns                               ; 288.68 MHz ( period = 3.464 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.254 ns                ;
; 64.481 ns                               ; 292.40 MHz ( period = 3.420 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.210 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.193 ns                ;
; 64.524 ns                               ; 296.12 MHz ( period = 3.377 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.156 ns                ;
; 64.550 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.137 ns                ;
; 64.574 ns                               ; 300.57 MHz ( period = 3.327 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.117 ns                ;
; 64.614 ns                               ; 304.23 MHz ( period = 3.287 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 3.066 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.628 ns                               ; 305.53 MHz ( period = 3.273 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.059 ns                ;
; 64.639 ns                               ; 306.56 MHz ( period = 3.262 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.052 ns                ;
; 64.645 ns                               ; 307.13 MHz ( period = 3.256 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.046 ns                ;
; 64.688 ns                               ; 311.24 MHz ( period = 3.213 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.003 ns                ;
; 64.690 ns                               ; 311.43 MHz ( period = 3.211 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.001 ns                ;
; 64.691 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.000 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.726 ns                               ; 314.96 MHz ( period = 3.175 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.958 ns                ;
; 64.732 ns                               ; 315.56 MHz ( period = 3.169 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.959 ns                ;
; 64.737 ns                               ; 316.06 MHz ( period = 3.164 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.950 ns                ;
; 64.738 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.953 ns                ;
; 64.757 ns                               ; 318.07 MHz ( period = 3.144 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.930 ns                ;
; 64.759 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.928 ns                ;
; 64.761 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.926 ns                ;
; 64.766 ns                               ; 318.98 MHz ( period = 3.135 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 2.914 ns                ;
; 64.769 ns                               ; 319.28 MHz ( period = 3.132 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.922 ns                ;
; 64.773 ns                               ; 319.69 MHz ( period = 3.128 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.918 ns                ;
; 64.775 ns                               ; 319.90 MHz ( period = 3.126 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.916 ns                ;
; 64.776 ns                               ; 320.00 MHz ( period = 3.125 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.915 ns                ;
; 64.821 ns                               ; 324.68 MHz ( period = 3.080 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.870 ns                ;
; 64.823 ns                               ; 324.89 MHz ( period = 3.078 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.868 ns                ;
; 64.824 ns                               ; 324.99 MHz ( period = 3.077 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.867 ns                ;
; 64.862 ns                               ; 329.06 MHz ( period = 3.039 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.829 ns                ;
; 64.879 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.812 ns                ;
; 64.881 ns                               ; 331.13 MHz ( period = 3.020 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.810 ns                ;
; 64.881 ns                               ; 331.13 MHz ( period = 3.020 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.810 ns                ;
; 64.882 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.809 ns                ;
; 64.883 ns                               ; 331.35 MHz ( period = 3.018 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.808 ns                ;
; 64.884 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.807 ns                ;
; 64.896 ns                               ; 332.78 MHz ( period = 3.005 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 2.784 ns                ;
; 64.902 ns                               ; 333.44 MHz ( period = 2.999 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 2.778 ns                ;
; 64.917 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.770 ns                ;
; 64.918 ns                               ; 335.23 MHz ( period = 2.983 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.768 ns                ;
; 64.919 ns                               ; 335.35 MHz ( period = 2.982 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.768 ns                ;
; 64.921 ns                               ; 335.57 MHz ( period = 2.980 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.765 ns                ;
; 64.929 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.762 ns                ;
; 64.930 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 2.750 ns                ;
; 64.952 ns                               ; 339.10 MHz ( period = 2.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.680 ns                 ; 2.728 ns                ;
; 64.963 ns                               ; 340.37 MHz ( period = 2.938 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.724 ns                ;
; 64.964 ns                               ; 340.48 MHz ( period = 2.937 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.722 ns                ;
; 64.965 ns                               ; 340.60 MHz ( period = 2.936 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.722 ns                ;
; 64.967 ns                               ; 340.83 MHz ( period = 2.934 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.719 ns                ;
; 64.978 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.706 ns                ;
; 64.978 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.706 ns                ;
; 64.978 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 2.706 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -4.435 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.223 ns                 ;
; -4.313 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.345 ns                 ;
; -4.247 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.411 ns                 ;
; -4.062 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.596 ns                 ;
; -3.988 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 1.671 ns                 ;
; -3.905 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 1.726 ns                 ;
; -3.859 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 1.800 ns                 ;
; -3.798 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.860 ns                 ;
; -3.792 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 1.867 ns                 ;
; -3.772 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.886 ns                 ;
; -3.715 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 1.916 ns                 ;
; -3.697 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 1.961 ns                 ;
; -3.636 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.658 ns                   ; 2.022 ns                 ;
; -3.619 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.013 ns                 ;
; -3.603 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 2.056 ns                 ;
; -3.597 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.826 ns                   ; 2.229 ns                 ;
; -3.503 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.128 ns                 ;
; -3.501 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.827 ns                   ; 2.326 ns                 ;
; -3.427 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 2.232 ns                 ;
; -3.344 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.287 ns                 ;
; -3.340 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 2.319 ns                 ;
; -3.247 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.384 ns                 ;
; -3.247 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 2.412 ns                 ;
; -3.184 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.448 ns                 ;
; -3.177 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.659 ns                   ; 2.482 ns                 ;
; -3.133 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 2.503 ns                 ;
; -3.116 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.515 ns                 ;
; -3.076 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.556 ns                 ;
; -3.055 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.576 ns                 ;
; -3.044 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.587 ns                 ;
; -3.018 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.613 ns                 ;
; -2.999 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.632 ns                 ;
; -2.988 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 2.648 ns                 ;
; -2.970 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.662 ns                 ;
; -2.943 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.688 ns                 ;
; -2.924 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.707 ns                 ;
; -2.882 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.749 ns                 ;
; -2.863 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.631 ns                   ; 2.768 ns                 ;
; -2.847 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0                                                                                                                   ; SLCD:inst55|data_in[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.716 ns                   ; 2.869 ns                 ;
; -2.788 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.844 ns                 ;
; -2.775 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0                                                                                                                   ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.083 ns                   ; 3.308 ns                 ;
; -2.673 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.959 ns                 ;
; -2.666 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 2.966 ns                 ;
; -2.596 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.036 ns                 ;
; -2.586 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.046 ns                 ;
; -2.567 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.065 ns                 ;
; -2.503 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.608 ns                   ; 3.105 ns                 ;
; -2.493 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.139 ns                 ;
; -2.474 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.158 ns                 ;
; -2.451 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.453 ns                   ; 3.002 ns                 ;
; -2.423 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.209 ns                 ;
; -2.404 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.632 ns                   ; 3.228 ns                 ;
; -2.246 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0                                                                                                                   ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.110 ns                   ; 3.864 ns                 ;
; -2.170 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.637 ns                   ; 3.467 ns                 ;
; -2.131 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[13]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.102 ns                   ; 3.971 ns                 ;
; -2.123 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[11]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.110 ns                   ; 3.987 ns                 ;
; -2.116 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0                                                                                                                   ; LEDS:inst59|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.423 ns                   ; 3.307 ns                 ;
; -2.109 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 3.636 ns                 ;
; -2.098 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.115 ns                   ; 4.017 ns                 ;
; -2.098 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.637 ns                   ; 3.539 ns                 ;
; -2.037 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.112 ns                   ; 4.075 ns                 ;
; -2.016 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.482 ns                   ; 3.466 ns                 ;
; -1.992 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.110 ns                   ; 4.118 ns                 ;
; -1.945 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.482 ns                   ; 3.537 ns                 ;
; -1.905 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[7]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 3.840 ns                 ;
; -1.902 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0                                                                                                                   ; LEDS:inst58|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.086 ns                   ; 4.184 ns                 ;
; -1.902 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[12]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.102 ns                   ; 4.200 ns                 ;
; -1.880 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[6]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 3.865 ns                 ;
; -1.806 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0                                                                                                                   ; SLCD:inst55|data_in[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 3.939 ns                 ;
; -1.772 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.635 ns                   ; 3.863 ns                 ;
; -1.765 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.637 ns                   ; 3.872 ns                 ;
; -1.762 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[10]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.772 ns                   ; 4.010 ns                 ;
; -1.748 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[5]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 3.997 ns                 ;
; -1.743 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0                                                                                                                  ; LEDS:inst58|BLED[11]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.108 ns                   ; 4.365 ns                 ;
; -1.720 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 4.025 ns                 ;
; -1.713 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.482 ns                   ; 3.769 ns                 ;
; -1.711 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.115 ns                   ; 4.404 ns                 ;
; -1.703 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.102 ns                   ; 4.399 ns                 ;
; -1.700 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.123 ns                   ; 4.423 ns                 ;
; -1.655 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.665 ns                   ; 4.010 ns                 ;
; -1.633 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.482 ns                   ; 3.849 ns                 ;
; -1.618 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.480 ns                   ; 3.862 ns                 ;
; -1.614 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.138 ns                   ; 4.524 ns                 ;
; -1.587 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0                                                                                                                   ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.450 ns                   ; 3.863 ns                 ;
; -1.585 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[9]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.772 ns                   ; 4.187 ns                 ;
; -1.581 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.055 ns                 ;
; -1.565 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.481 ns                   ; 3.916 ns                 ;
; -1.563 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[15]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.743 ns                   ; 4.180 ns                 ;
; -1.552 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[2]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 4.193 ns                 ;
; -1.543 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.159 ns                   ; 4.616 ns                 ;
; -1.537 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[11]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.772 ns                   ; 4.235 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.537 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.244 ns                 ;
; -1.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.246 ns                 ;
; -1.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.246 ns                 ;
; -1.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.246 ns                 ;
; -1.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.246 ns                 ;
; -1.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.246 ns                 ;
; -1.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.246 ns                 ;
; -1.526 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0                                                                                                                  ; LEDS:inst58|BLED[12]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.100 ns                   ; 4.574 ns                 ;
; -1.525 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0                                                                                                                  ; LEDS:inst58|BLED[13]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.100 ns                   ; 4.575 ns                 ;
; -1.522 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.259 ns                 ;
; -1.522 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.259 ns                 ;
; -1.522 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.259 ns                 ;
; -1.522 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.259 ns                 ;
; -1.522 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.259 ns                 ;
; -1.522 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.259 ns                 ;
; -1.515 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0                                                                                                                   ; SLCD:inst55|data_in[1]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.716 ns                   ; 4.201 ns                 ;
; -1.510 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.271 ns                 ;
; -1.510 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.271 ns                 ;
; -1.510 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.271 ns                 ;
; -1.510 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.271 ns                 ;
; -1.510 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.271 ns                 ;
; -1.510 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.271 ns                 ;
; -1.504 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[12]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.743 ns                   ; 4.239 ns                 ;
; -1.504 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.277 ns                 ;
; -1.504 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.277 ns                 ;
; -1.504 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.277 ns                 ;
; -1.504 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.277 ns                 ;
; -1.504 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.277 ns                 ;
; -1.504 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.781 ns                   ; 4.277 ns                 ;
; -1.482 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0                                                                                                                   ; SLCD:inst55|data_in[6]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.743 ns                   ; 4.261 ns                 ;
; -1.481 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.450 ns                   ; 3.969 ns                 ;
; -1.478 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.665 ns                   ; 4.187 ns                 ;
; -1.460 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.176 ns                 ;
; -1.438 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.455 ns                   ; 4.017 ns                 ;
; -1.429 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.665 ns                   ; 4.236 ns                 ;
; -1.423 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0                                                                                                                   ; SLCD:inst55|data_in[0]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.716 ns                   ; 4.293 ns                 ;
; -1.403 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[14]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.102 ns                   ; 4.699 ns                 ;
; -1.397 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.239 ns                 ;
; -1.393 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.243 ns                 ;
; -1.378 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.452 ns                   ; 4.074 ns                 ;
; -1.376 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.607 ns                   ; 4.231 ns                 ;
; -1.360 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.452 ns                   ; 4.092 ns                 ;
; -1.359 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.455 ns                   ; 4.096 ns                 ;
; -1.346 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst58|BLED[10]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.110 ns                   ; 4.764 ns                 ;
; -1.333 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.450 ns                   ; 4.117 ns                 ;
; -1.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.810 ns                   ; 4.526 ns                 ;
; -1.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.810 ns                   ; 4.526 ns                 ;
; -1.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.810 ns                   ; 4.526 ns                 ;
; -1.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.810 ns                   ; 4.526 ns                 ;
; -1.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.810 ns                   ; 4.526 ns                 ;
; -1.284 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.810 ns                   ; 4.526 ns                 ;
; -1.265 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 4.480 ns                 ;
; -1.250 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.450 ns                   ; 4.200 ns                 ;
; -1.242 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0                                                                                                                   ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.426 ns                   ; 4.184 ns                 ;
; -1.236 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.481 ns                   ; 4.245 ns                 ;
; -1.234 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.452 ns                   ; 4.218 ns                 ;
; -1.232 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[0]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.745 ns                   ; 4.513 ns                 ;
; -1.216 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0                                                                                                                   ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.136 ns                   ; 4.920 ns                 ;
; -1.157 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0                                                                                                                  ; SLCD:inst55|data_in[11]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.770 ns                   ; 4.613 ns                 ;
; -1.156 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.637 ns                   ; 4.481 ns                 ;
; -1.140 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[14]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.743 ns                   ; 4.603 ns                 ;
; -1.139 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.497 ns                 ;
; -1.128 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0                                                                                                                  ; SLCD:inst55|data_in[12]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.741 ns                   ; 4.613 ns                 ;
; -1.098 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0                                                                                                                   ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.125 ns                   ; 5.027 ns                 ;
; -1.078 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0                                                                                                                   ; SLCD:inst55|data_in[5]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.716 ns                   ; 4.638 ns                 ;
; -1.077 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[8]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.772 ns                   ; 4.695 ns                 ;
; -1.073 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.563 ns                 ;
; -1.054 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.450 ns                   ; 4.396 ns                 ;
; -1.051 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.455 ns                   ; 4.404 ns                 ;
; -1.049 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0                                                                                                                  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.663 ns                   ; 4.614 ns                 ;
; -1.043 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.481 ns                   ; 4.438 ns                 ;
; -1.040 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.463 ns                   ; 4.423 ns                 ;
; -1.036 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0                                                                                                                   ; SLCD:inst55|data_in[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.743 ns                   ; 4.707 ns                 ;
; -1.034 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.607 ns                   ; 4.573 ns                 ;
; -1.031 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.605 ns                 ;
; -1.029 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0                                                                                                                  ; LEDS:inst58|BLED[15]                                                      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.073 ns                   ; 5.044 ns                 ;
; -1.021 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0                                                                                                                  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.634 ns                   ; 4.613 ns                 ;
; -0.983 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0                                                                                                                   ; SLCD:inst55|data_in[9]                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.774 ns                   ; 4.791 ns                 ;
; -0.982 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.481 ns                   ; 4.499 ns                 ;
; -0.971 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0                                                                                                                   ; LEDS:inst58|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.130 ns                   ; 5.159 ns                 ;
; -0.971 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.665 ns                   ; 4.694 ns                 ;
; -0.963 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.453 ns                   ; 4.490 ns                 ;
; -0.958 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; SLCD:inst55|data_in[13]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.743 ns                   ; 4.785 ns                 ;
; -0.953 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.478 ns                   ; 4.525 ns                 ;
; -0.931 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0                                                                                                                   ; LEDS:inst58|BLED[7]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.086 ns                   ; 5.155 ns                 ;
; -0.931 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.608 ns                   ; 4.677 ns                 ;
; -0.923 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.481 ns                   ; 4.558 ns                 ;
; -0.889 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0                                                                                                                  ; SLCD:inst55|data_in[15]                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.714 ns                   ; 4.825 ns                 ;
; -0.886 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; LEDS:inst59|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.499 ns                   ; 4.613 ns                 ;
; -0.876 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.667 ns                   ; 4.791 ns                 ;
; -0.875 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0                                                                                                                  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.448 ns                   ; 4.573 ns                 ;
; -0.874 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0                                                                                                                  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.448 ns                   ; 4.574 ns                 ;
; -0.852 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.784 ns                 ;
; -0.844 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.634 ns                   ; 4.790 ns                 ;
; -0.843 ns                               ; SRAM_CONTROLLER:inst3|DT_ENABLE                                                                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.636 ns                   ; 4.793 ns                 ;
; -0.786 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0                                                                                                                  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.607 ns                   ; 4.821 ns                 ;
; -0.778 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.453 ns                   ; 4.675 ns                 ;
; -0.757 ns                               ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.457 ns                   ; 4.700 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                 ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                ; SLCD:inst55|LCD_D[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                  ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                   ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                  ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|state.RESET            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                   ; ACC_CLK_GEN:inst60|clock_10hz_int  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[0]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.531 ns                                ; TIMER:inst20|COUNT[15]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; SLCD:inst55|delay[6]                                ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.539 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                  ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.550 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|state.SWRITE_CLOCK     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.558 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.560 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.651 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.692 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|state.INIT             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.708 ns                 ;
; 0.709 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|state.CURPOS_CLOCK     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.795 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[1]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[10]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.798 ns                                ; ACC_CLK_GEN:inst60|count_10hz[1]                    ; ACC_CLK_GEN:inst60|count_10hz[1]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[4]                                ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[14]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[2]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[7]                               ; TIMER:inst20|COUNT[7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[3]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[2]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; ACC_CLK_GEN:inst60|count_10hz[8]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[19]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; SLCD:inst55|delay[0]                                ; SLCD:inst55|delay[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; SLCD:inst55|state.SWRITE_CLOCK                      ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10hz[9]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10hz[17]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; SLCD:inst55|state.SWRITE_CLOCK                      ; SLCD:inst55|state.CURPOS           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.819 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.821 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.835 ns                                ; ACC_CLK_GEN:inst60|count_10hz[0]                    ; ACC_CLK_GEN:inst60|count_10hz[0]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[9]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                  ; ACC_CLK_GEN:inst60|clock_10KHz     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; TIMER:inst20|COUNT[6]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; TIMER:inst20|COUNT[5]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[1]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[3]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; SLCD:inst55|delay[1]                                ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[2]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[5]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10hz[20]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; ACC_CLK_GEN:inst60|count_10hz[16]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; ACC_CLK_GEN:inst60|count_10hz[20]                   ; ACC_CLK_GEN:inst60|clock_10hz_int  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; SLCD:inst55|delay[3]                                ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[18]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.850 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.859 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.882 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|state.INIT_CLOCK       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.019 ns                   ; 0.901 ns                 ;
; 0.937 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|state.INIT_CLOCK       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.953 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.951 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                   ; ACC_CLK_GEN:inst60|clock_10Hz      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.018 ns                   ; 0.969 ns                 ;
; 0.962 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.978 ns                 ;
; 0.975 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_D[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.019 ns                   ; 0.994 ns                 ;
; 0.977 ns                                ; SLCD:inst55|delay[5]                                ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 1.030 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.030 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|state.CURPOS           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.059 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|LCD_D[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.019 ns                   ; 1.078 ns                 ;
; 1.076 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.092 ns                 ;
; 1.092 ns                                ; SLCD:inst55|LCD_D[5]                                ; SLCD:inst55|LCD_D[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.108 ns                 ;
; 1.148 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|LCD_D[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.019 ns                   ; 1.167 ns                 ;
; 1.149 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|state.RESET            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.166 ns                 ;
; 1.156 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|state.INIT             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.173 ns                 ;
; 1.162 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.179 ns                 ;
; 1.162 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|state.CURPOS           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[2]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.179 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.195 ns                 ;
; 1.184 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.187 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.187 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.188 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[14]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.206 ns                 ;
; 1.191 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; ACC_CLK_GEN:inst60|count_10hz[8]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.195 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|state.INIT_CLOCK       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.202 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[10]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[18]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.206 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.222 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.207 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; ACC_CLK_GEN:inst60|count_10hz[0]                    ; ACC_CLK_GEN:inst60|count_10hz[1]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; TIMER:inst20|COUNT[5]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; TIMER:inst20|COUNT[6]                               ; TIMER:inst20|COUNT[7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.228 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[1]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.230 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[3]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.230 ns                                ; SLCD:inst55|delay[1]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.230 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[3]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[5]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; ACC_CLK_GEN:inst60|count_10hz[16]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.233 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[1]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.234 ns                                ; SLCD:inst55|delay[3]                                ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.234 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[19]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.249 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.250 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.255 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.258 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.274 ns                 ;
; 1.258 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.274 ns                 ;
; 1.259 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                     ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0              ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0              ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0              ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0              ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0              ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0              ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|STATE.READ_PREP  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0               ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns                                ; SRAM_CONTROLLER:inst3|ADDR[16]                      ; SRAM_CONTROLLER:inst3|SRAM_ADHI[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.555 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_OE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.562 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE              ; SRAM_CONTROLLER:inst3|SRAM_WE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.562 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.670 ns                                ; SRAM_CONTROLLER:inst3|ADDR[17]                      ; SRAM_CONTROLLER:inst3|SRAM_ADHI[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.786 ns                                ; SRAM_CONTROLLER:inst3|STATE.IDLE                    ; SRAM_CONTROLLER:inst3|STATE.WARM_UP    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.827 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_DONE               ; SRAM_CONTROLLER:inst3|SRAM_OE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.844 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.861 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_WE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|STATE.READ_DONE  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.868 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.968 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.986 ns                 ;
; 0.975 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.991 ns                 ;
; 1.079 ns                                ; SRAM_CONTROLLER:inst3|STATE.IDLE                    ; SRAM_CONTROLLER:inst3|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.095 ns                 ;
; 1.123 ns                                ; SRAM_CONTROLLER:inst3|ADDR[5]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[5]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.135 ns                 ;
; 1.155 ns                                ; SRAM_CONTROLLER:inst3|ADDR[4]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[4]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.167 ns                 ;
; 1.162 ns                                ; SRAM_CONTROLLER:inst3|ADDR[14]                      ; SRAM_CONTROLLER:inst3|SRAM_ADLO[14]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; SRAM_CONTROLLER:inst3|ADDR[8]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[8]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.184 ns                 ;
; 1.190 ns                                ; SRAM_CONTROLLER:inst3|ADDR[9]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[9]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.233 ns                 ;
; 1.212 ns                                ; SRAM_CONTROLLER:inst3|ADDR[0]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.041 ns                   ; 1.253 ns                 ;
; 1.228 ns                                ; SRAM_CONTROLLER:inst3|ADDR[7]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[7]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.041 ns                   ; 1.269 ns                 ;
; 1.232 ns                                ; SRAM_CONTROLLER:inst3|ADDR[11]                      ; SRAM_CONTROLLER:inst3|SRAM_ADLO[11]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.039 ns                   ; 1.271 ns                 ;
; 1.247 ns                                ; SRAM_CONTROLLER:inst3|STATE.IDLE                    ; SRAM_CONTROLLER:inst3|SRAM_OE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.247 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.257 ns                                ; SRAM_CONTROLLER:inst3|ADDR[3]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[3]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.039 ns                   ; 1.296 ns                 ;
; 1.264 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|SRAM_WE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.276 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|STATE.READ_PREP  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.283 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[15]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.330 ns                 ;
; 1.324 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0               ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.340 ns                 ;
; 1.337 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.355 ns                 ;
; 1.357 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM_CONTROLLER:inst3|ADDR[17]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 1.402 ns                 ;
; 1.359 ns                                ; SRAM_CONTROLLER:inst3|SRAM_OE_N                     ; SRAM_CONTROLLER:inst3|SRAM_OE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.375 ns                 ;
; 1.364 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE              ; SRAM_CONTROLLER:inst3|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.380 ns                 ;
; 1.368 ns                                ; SCOMP:inst8|AC[4]                                   ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.385 ns                 ;
; 1.376 ns                                ; SRAM_CONTROLLER:inst3|ADDR[6]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[6]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.039 ns                   ; 1.415 ns                 ;
; 1.403 ns                                ; SRAM_CONTROLLER:inst3|ADDR[1]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.415 ns                 ;
; 1.406 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_DONE               ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.424 ns                 ;
; 1.412 ns                                ; SCOMP:inst8|AC[9]                                   ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.429 ns                 ;
; 1.440 ns                                ; SRAM_CONTROLLER:inst3|ADDR[15]                      ; SRAM_CONTROLLER:inst3|SRAM_ADLO[15]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.452 ns                 ;
; 1.457 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.475 ns                 ;
; 1.457 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.475 ns                 ;
; 1.493 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[5]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.540 ns                 ;
; 1.503 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.550 ns                 ;
; 1.503 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.550 ns                 ;
; 1.511 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.558 ns                 ;
; 1.518 ns                                ; SRAM_CONTROLLER:inst3|ADDR[13]                      ; SRAM_CONTROLLER:inst3|SRAM_ADLO[13]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.039 ns                   ; 1.557 ns                 ;
; 1.521 ns                                ; SRAM_CONTROLLER:inst3|STATE.IDLE                    ; SRAM_CONTROLLER:inst3|SRAM_WE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.537 ns                 ;
; 1.528 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE              ; SRAM_CONTROLLER:inst3|SRAM_OE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.544 ns                 ;
; 1.530 ns                                ; SRAM_CONTROLLER:inst3|ADDR[2]                       ; SRAM_CONTROLLER:inst3|SRAM_ADLO[2]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.542 ns                 ;
; 1.530 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.577 ns                 ;
; 1.540 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE              ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.558 ns                 ;
; 1.548 ns                                ; SRAM_CONTROLLER:inst3|ADDR[10]                      ; SRAM_CONTROLLER:inst3|SRAM_ADLO[10]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.560 ns                 ;
; 1.560 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_DONE               ; SRAM_CONTROLLER:inst3|SRAM_WE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.576 ns                 ;
; 1.561 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_DONE               ; SRAM_CONTROLLER:inst3|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.564 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[10]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.611 ns                 ;
; 1.565 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[14]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.612 ns                 ;
; 1.569 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[8]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.616 ns                 ;
; 1.601 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[11]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.621 ns                 ;
; 1.608 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[6]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.628 ns                 ;
; 1.609 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[3]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.629 ns                 ;
; 1.610 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[12]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.630 ns                 ;
; 1.625 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.645 ns                 ;
; 1.637 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.657 ns                 ;
; 1.637 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.657 ns                 ;
; 1.637 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[11]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.657 ns                 ;
; 1.637 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[12]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.657 ns                 ;
; 1.637 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.657 ns                 ;
; 1.645 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.692 ns                 ;
; 1.666 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.713 ns                 ;
; 1.666 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.713 ns                 ;
; 1.666 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[8]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.713 ns                 ;
; 1.666 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.713 ns                 ;
; 1.666 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.713 ns                 ;
; 1.666 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.713 ns                 ;
; 1.702 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[16]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.749 ns                 ;
; 1.702 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[17]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.749 ns                 ;
; 1.707 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 1.752 ns                 ;
; 1.708 ns                                ; SRAM_CONTROLLER:inst3|ADDR[12]                      ; SRAM_CONTROLLER:inst3|SRAM_ADLO[12]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.039 ns                   ; 1.747 ns                 ;
; 1.712 ns                                ; SRAM_CONTROLLER:inst3|SRAM_WE_N                     ; SRAM_CONTROLLER:inst3|SRAM_WE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.728 ns                 ;
; 1.718 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.734 ns                 ;
; 1.727 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|STATE.WARM_UP    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.741 ns                 ;
; 1.761 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[16]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 1.806 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[2]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[3]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[4]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[5]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[6]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[7]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[8]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[9]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[10]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[11]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[12]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[13]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[14]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.767 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADLO[15]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 1.810 ns                 ;
; 1.768 ns                                ; SCOMP:inst8|AC[4]                                   ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.785 ns                 ;
; 1.836 ns                                ; SCOMP:inst8|AC[9]                                   ; SRAM_CONTROLLER:inst3|SRAM_DQ[9]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.853 ns                 ;
; 1.868 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.884 ns                 ;
; 1.954 ns                                ; SCOMP:inst8|AC[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 1.942 ns                 ;
; 1.975 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|SRAM_OE_N        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.991 ns                 ;
; 2.001 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.017 ns                 ;
; 2.008 ns                                ; SRAM_CONTROLLER:inst3|STATE.WARM_UP                 ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 2.055 ns                 ;
; 2.018 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|DT_ENABLE        ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.036 ns                 ;
; 2.048 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM_CONTROLLER:inst3|ADDR[16]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.093 ns                 ;
; 2.050 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM_CONTROLLER:inst3|ADDR[17]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.095 ns                 ;
; 2.062 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.107 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[2]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[3]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[4]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[5]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[6]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[7]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[8]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[9]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[10]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[11]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[12]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[13]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[14]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.082 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADLO[15]    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.043 ns                   ; 2.125 ns                 ;
; 2.089 ns                                ; SCOMP:inst8|AC[7]                                   ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.023 ns                   ; 2.112 ns                 ;
; 2.093 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADHI[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 2.140 ns                 ;
; 2.093 ns                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP               ; SRAM_CONTROLLER:inst3|SRAM_ADHI[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 2.140 ns                 ;
; 2.107 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.152 ns                 ;
; 2.132 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.148 ns                 ;
; 2.159 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.204 ns                 ;
; 2.161 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.206 ns                 ;
; 2.176 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.194 ns                 ;
; 2.182 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.200 ns                 ;
; 2.225 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM_CONTROLLER:inst3|ADDR[16]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.270 ns                 ;
; 2.227 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM_CONTROLLER:inst3|ADDR[17]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.272 ns                 ;
; 2.252 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.266 ns                 ;
; 2.264 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM_CONTROLLER:inst3|STATE.READ_PREP  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.278 ns                 ;
; 2.268 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM_CONTROLLER:inst3|STATE.READ_DONE  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.282 ns                 ;
; 2.282 ns                                ; SCOMP:inst8|IO_CYCLE                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.296 ns                 ;
; 2.310 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM_CONTROLLER:inst3|ADDR[4]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.355 ns                 ;
; 2.313 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0               ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.358 ns                 ;
; 2.315 ns                                ; SCOMP:inst8|AC[15]                                  ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.050 ns                   ; 2.365 ns                 ;
; 2.322 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.367 ns                 ;
; 2.327 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.372 ns                 ;
; 2.344 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[15]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.389 ns                 ;
; 2.355 ns                                ; SCOMP:inst8|AC[6]                                   ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 2.376 ns                 ;
; 2.364 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[1]~reg0               ; SRAM_CONTROLLER:inst3|ADDR[1]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.380 ns                 ;
; 2.373 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM_CONTROLLER:inst3|ADDR[16]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.418 ns                 ;
; 2.375 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM_CONTROLLER:inst3|ADDR[17]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.420 ns                 ;
; 2.402 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.447 ns                 ;
; 2.408 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADHI[0]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 2.455 ns                 ;
; 2.408 ns                                ; SRAM_CONTROLLER:inst3|STATE.WRITE_PREP              ; SRAM_CONTROLLER:inst3|SRAM_ADHI[1]     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 2.455 ns                 ;
; 2.423 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[11]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.441 ns                 ;
; 2.424 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[12]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.442 ns                 ;
; 2.446 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.464 ns                 ;
; 2.451 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.465 ns                 ;
; 2.453 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[5]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.498 ns                 ;
; 2.454 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[13]         ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.472 ns                 ;
; 2.462 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|SRAM_DQ[4]~reg0  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.507 ns                 ;
; 2.463 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[8]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.508 ns                 ;
; 2.469 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[2]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.514 ns                 ;
; 2.472 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM_CONTROLLER:inst3|ADDR[10]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.517 ns                 ;
; 2.472 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM_CONTROLLER:inst3|ADDR[16]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.517 ns                 ;
; 2.474 ns                                ; SCOMP:inst8|IR[3]                                   ; SRAM_CONTROLLER:inst3|ADDR[17]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.519 ns                 ;
; 2.475 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM_CONTROLLER:inst3|STATE.READ_DONE  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.489 ns                 ;
; 2.477 ns                                ; SCOMP:inst8|IR[1]                                   ; SRAM_CONTROLLER:inst3|ADDR[14]         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.522 ns                 ;
; 2.482 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM_CONTROLLER:inst3|STATE.WRITE_DONE ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.496 ns                 ;
; 2.491 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.507 ns                 ;
; 2.491 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.509 ns                 ;
; 2.496 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[6]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.514 ns                 ;
; 2.509 ns                                ; SCOMP:inst8|IR[2]                                   ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.525 ns                 ;
; 2.515 ns                                ; SRAM_CONTROLLER:inst3|SRAM_DQ[0]~reg0               ; SRAM_CONTROLLER:inst3|ADDR[0]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.013 ns                  ; 2.502 ns                 ;
; 2.518 ns                                ; SCOMP:inst8|IR[4]                                   ; SRAM_CONTROLLER:inst3|STATE.READ_PREP  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.532 ns                 ;
; 2.527 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.545 ns                 ;
; 2.539 ns                                ; SCOMP:inst8|IO_WRITE_INT                            ; SRAM_CONTROLLER:inst3|ADDR[7]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.555 ns                 ;
; 2.545 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|SRAM_DQ[7]~reg0  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.045 ns                   ; 2.590 ns                 ;
; 2.547 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM_CONTROLLER:inst3|STATE.READ_PREP  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.561 ns                 ;
; 2.548 ns                                ; SCOMP:inst8|IR[0]                                   ; SRAM_CONTROLLER:inst3|ADDR[3]          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 2.566 ns                 ;
; 2.548 ns                                ; SRAM_CONTROLLER:inst3|DT_ENABLE                     ; SRAM_CONTROLLER:inst3|ADDR[9]          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.562 ns                 ;
; 2.551 ns                                ; SCOMP:inst8|IR[5]                                   ; SRAM_CONTROLLER:inst3|STATE.READ_DONE  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 2.565 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.556 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.562 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.563 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.587 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.603 ns                 ;
; 0.588 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.604 ns                 ;
; 0.655 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.672 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.672 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.682 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.685 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.704 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.720 ns                 ;
; 0.711 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.727 ns                 ;
; 0.713 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.730 ns                 ;
; 0.714 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.731 ns                 ;
; 0.727 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.771 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.786 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.821 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.824 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.826 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.836 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.842 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.859 ns                 ;
; 0.842 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.867 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.856 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.873 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.876 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.892 ns                 ;
; 0.887 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.903 ns                 ;
; 0.887 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.903 ns                 ;
; 0.892 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.930 ns                 ;
; 0.894 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.932 ns                 ;
; 0.895 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.933 ns                 ;
; 0.895 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.933 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.937 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.937 ns                 ;
; 0.899 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.937 ns                 ;
; 0.909 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.976 ns                 ;
; 0.924 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.962 ns                 ;
; 0.930 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.946 ns                 ;
; 0.937 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.953 ns                 ;
; 0.938 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 1.005 ns                 ;
; 0.939 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 1.006 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 1.016 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.957 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.996 ns                 ;
; 0.964 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.003 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.004 ns                 ;
; 0.965 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.004 ns                 ;
; 0.975 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.991 ns                 ;
; 0.978 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.981 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.997 ns                 ;
; 0.984 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.001 ns                 ;
; 0.988 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.004 ns                 ;
; 0.988 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.004 ns                 ;
; 1.007 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.023 ns                 ;
; 1.010 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.026 ns                 ;
; 1.011 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.027 ns                 ;
; 1.012 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.028 ns                 ;
; 1.019 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.035 ns                 ;
; 1.025 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.043 ns                 ;
; 1.027 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.041 ns                 ;
; 1.029 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.045 ns                 ;
; 1.032 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.071 ns                 ;
; 1.035 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.051 ns                 ;
; 1.042 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.062 ns                 ;
; 1.047 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.067 ns                 ;
; 1.048 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.068 ns                 ;
; 1.050 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.066 ns                 ;
; 1.051 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.071 ns                 ;
; 1.052 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.072 ns                 ;
; 1.052 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.072 ns                 ;
; 1.054 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.074 ns                 ;
; 1.068 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.084 ns                 ;
; 1.072 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.088 ns                 ;
; 1.074 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.090 ns                 ;
; 1.078 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 1.105 ns                 ;
; 1.078 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.027 ns                   ; 1.105 ns                 ;
; 1.082 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.099 ns                 ;
; 1.091 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.104 ns                 ;
; 1.092 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.108 ns                 ;
; 1.101 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.117 ns                 ;
; 1.110 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.125 ns                 ;
; 1.117 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.132 ns                 ;
; 1.133 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.151 ns                 ;
; 1.137 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.156 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.706 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.435 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.342 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.128 ns  ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.898 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data               ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.896 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.895 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.756 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data             ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.750 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.722 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit             ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.657 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.450 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick             ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.441 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.394 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.387 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.985 ns   ; KEY[0]   ; SCOMP:inst8|AC[13]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.985 ns   ; KEY[0]   ; SCOMP:inst8|AC[8]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.981 ns   ; KEY[0]   ; SCOMP:inst8|AC[6]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.981 ns   ; KEY[0]   ; SCOMP:inst8|AC[14]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.906 ns   ; KEY[0]   ; SCOMP:inst8|AC[3]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.895 ns   ; KEY[0]   ; SCOMP:inst8|AC[12]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[0]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[4]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[3]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[6]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[5]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[1]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[2]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.861 ns   ; KEY[0]   ; SCOMP:inst8|IR[7]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.839 ns   ; KEY[0]   ; SCOMP:inst8|IR[15]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.735 ns   ; KEY[0]   ; SCOMP:inst8|PC[1]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.735 ns   ; KEY[0]   ; SCOMP:inst8|PC[2]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.665 ns   ; KEY[0]   ; SCOMP:inst8|AC[5]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.665 ns   ; KEY[0]   ; SCOMP:inst8|AC[7]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.589 ns   ; KEY[0]   ; SCOMP:inst8|AC[0]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.589 ns   ; KEY[0]   ; SCOMP:inst8|AC[4]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.580 ns   ; KEY[0]   ; SCOMP:inst8|AC[2]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.580 ns   ; KEY[0]   ; SCOMP:inst8|AC[1]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.580 ns   ; KEY[0]   ; SCOMP:inst8|AC[10]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.560 ns   ; KEY[0]   ; SCOMP:inst8|IR[11]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.560 ns   ; KEY[0]   ; SCOMP:inst8|IR[13]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.560 ns   ; KEY[0]   ; SCOMP:inst8|IR[14]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.560 ns   ; KEY[0]   ; SCOMP:inst8|IR[12]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.516 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.460 ns   ; KEY[0]   ; SCOMP:inst8|PC[5]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.460 ns   ; KEY[0]   ; SCOMP:inst8|PC[6]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.457 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.448 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.445 ns   ; KEY[0]   ; SCOMP:inst8|PC[0]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.445 ns   ; KEY[0]   ; SCOMP:inst8|PC[7]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.445 ns   ; KEY[0]   ; SCOMP:inst8|PC[8]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.443 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.409 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.376 ns   ; KEY[0]   ; SCOMP:inst8|AC[15]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.369 ns   ; KEY[0]   ; SCOMP:inst8|IR[9]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.369 ns   ; KEY[0]   ; SCOMP:inst8|IR[10]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.363 ns   ; KEY[0]   ; SCOMP:inst8|MW                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.356 ns   ; KEY[0]   ; SCOMP:inst8|IR[8]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.350 ns   ; KEY[0]   ; SCOMP:inst8|IO_WRITE_INT                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.350 ns   ; KEY[0]   ; SCOMP:inst8|IO_CYCLE                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.324 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.304 ns   ; KEY[0]   ; SCOMP:inst8|AC[11]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.304 ns   ; KEY[0]   ; SCOMP:inst8|AC[9]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.235 ns   ; KEY[0]   ; SCOMP:inst8|PC[10]                                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.228 ns   ; KEY[0]   ; SCOMP:inst8|PC[4]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.228 ns   ; KEY[0]   ; SCOMP:inst8|PC[9]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.227 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.212 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.212 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.212 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.204 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.201 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.201 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.201 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.198 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.154 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.154 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.154 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.154 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.103 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                      ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.094 ns   ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.935 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.736 ns   ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.733 ns   ; KEY[0]   ; SCOMP:inst8|PC[3]                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.909 ns   ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.909 ns   ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.573 ns   ; SW[16]   ; DIG_IN:inst6|B_DI[3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.430 ns   ; DI[3]    ; DIG_IN:inst6|B_DI[8]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.303 ns   ; DI[0]    ; DIG_IN:inst6|B_DI[5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.212 ns   ; KEY[3]   ; DIG_IN:inst6|B_DI[2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.204 ns   ; DI[2]    ; DIG_IN:inst6|B_DI[7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.158 ns   ; DI[7]    ; DIG_IN:inst6|B_DI[12]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.124 ns   ; DI[5]    ; DIG_IN:inst6|B_DI[10]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.122 ns   ; DI[6]    ; DIG_IN:inst6|B_DI[11]                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.101 ns   ; DI[4]    ; DIG_IN:inst6|B_DI[9]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.097 ns   ; DI[1]    ; DIG_IN:inst6|B_DI[6]                                                    ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 12.937 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.866 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.747 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.685 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.609 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.523 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.495 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.448 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.446 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.422 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.421 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.400 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.341 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.245 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.219 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.207 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.182 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.170 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.164 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.146 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.143 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.140 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.116 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.114 ns  ; LEDS:inst58|BLED[7]                            ; LEDR[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.098 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.092 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.074 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.067 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.056 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.053 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.051 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.046 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.045 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.039 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.033 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.014 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.013 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.011 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.009 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.007 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.991 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.988 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.977 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.977 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.971 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.964 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.947 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.945 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.930 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.926 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.920 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.905 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.895 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.894 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.892 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.891 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.887 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.870 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.856 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.851 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.851 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.839 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.830 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.826 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.784 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.781 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.766 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.765 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.762 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.760 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.759 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.757 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.756 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.755 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.754 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.751 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.742 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.741 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.741 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.741 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.740 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.731 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.731 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.727 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.726 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.722 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.713 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.707 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.705 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.697 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.688 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.688 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.677 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.668 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.666 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.663 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.659 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.654 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.637 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.635 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.634 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.620 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.618 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.614 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.612 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.610 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.609 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.605 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.595 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.590 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.585 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.583 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.579 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.573 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.544 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.529 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.527 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.514 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.513 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.513 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.511 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.508 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.498 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.495 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.492 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.484 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.480 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.477 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.476 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.465 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.465 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.463 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.459 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.452 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.451 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.450 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.444 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.442 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.439 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.439 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.427 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.412 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.405 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.391 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.385 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.374 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.367 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.354 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.335 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.314 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.311 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.290 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.269 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.242 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.236 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.230 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.230 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.224 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.223 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.203 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.203 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.203 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.197 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.181 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.177 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.175 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.171 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.159 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.139 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.138 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.136 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.133 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.133 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.129 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.125 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.121 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.112 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.086 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.050 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.049 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.041 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.039 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.034 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.029 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.010 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.006 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.005 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.982 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.978 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.959 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.959 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.924 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.915 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.908 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.888 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.883 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.881 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.879 ns  ; LEDS:inst59|BLED[4]                            ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.854 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[4] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+----------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+----------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.050 ns  ; SW[10]   ; DIG_IN:inst5|B_DI[10]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.040 ns  ; SW[12]   ; DIG_IN:inst5|B_DI[12]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.015 ns  ; SW[11]   ; DIG_IN:inst5|B_DI[11]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.991 ns  ; SW[9]    ; DIG_IN:inst5|B_DI[9]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.966 ns  ; SW[8]    ; DIG_IN:inst5|B_DI[8]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.958 ns  ; SW[1]    ; DIG_IN:inst5|B_DI[1]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.951 ns  ; SW[0]    ; DIG_IN:inst5|B_DI[0]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.947 ns  ; SW[5]    ; DIG_IN:inst5|B_DI[5]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.939 ns  ; SW[3]    ; DIG_IN:inst5|B_DI[3]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.928 ns  ; SW[6]    ; DIG_IN:inst5|B_DI[6]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.897 ns  ; SW[4]    ; DIG_IN:inst5|B_DI[4]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.850 ns  ; SW[2]    ; DIG_IN:inst5|B_DI[2]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.846 ns  ; SW[7]    ; DIG_IN:inst5|B_DI[7]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.057 ns ; KEY[2]   ; DIG_IN:inst6|B_DI[1]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.210 ns ; DI[10]   ; DIG_IN:inst6|B_DI[15]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.225 ns ; DI[8]    ; DIG_IN:inst6|B_DI[13]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.351 ns ; SW[14]   ; DIG_IN:inst5|B_DI[14]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.445 ns ; SW[15]   ; DIG_IN:inst5|B_DI[15]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.475 ns ; KEY[1]   ; DIG_IN:inst6|B_DI[0]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.536 ns ; DI[9]    ; DIG_IN:inst6|B_DI[14]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.547 ns ; DI[1]    ; DIG_IN:inst6|B_DI[6]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.551 ns ; DI[4]    ; DIG_IN:inst6|B_DI[9]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.571 ns ; SW[13]   ; DIG_IN:inst5|B_DI[13]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.572 ns ; DI[6]    ; DIG_IN:inst6|B_DI[11]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.574 ns ; DI[5]    ; DIG_IN:inst6|B_DI[10]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.608 ns ; DI[7]    ; DIG_IN:inst6|B_DI[12]                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.654 ns ; DI[2]    ; DIG_IN:inst6|B_DI[7]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.662 ns ; KEY[3]   ; DIG_IN:inst6|B_DI[2]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.753 ns ; DI[0]    ; DIG_IN:inst6|B_DI[5]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.880 ns ; DI[3]    ; DIG_IN:inst6|B_DI[8]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.023 ns ; SW[16]   ; DIG_IN:inst6|B_DI[3]                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.679 ns ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.679 ns ; UART_RXD ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.503 ns ; KEY[0]   ; SCOMP:inst8|PC[3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.506 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.705 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.864 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.873 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle             ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.924 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.924 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.924 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.924 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.968 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.971 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.971 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.971 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.974 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.982 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.982 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.982 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[9][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.997 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.998 ns ; KEY[0]   ; SCOMP:inst8|PC[4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.998 ns ; KEY[0]   ; SCOMP:inst8|PC[9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.005 ns ; KEY[0]   ; SCOMP:inst8|PC[10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.074 ns ; KEY[0]   ; SCOMP:inst8|AC[11]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.074 ns ; KEY[0]   ; SCOMP:inst8|AC[9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.094 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][9]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.120 ns ; KEY[0]   ; SCOMP:inst8|IO_WRITE_INT                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.120 ns ; KEY[0]   ; SCOMP:inst8|IO_CYCLE                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.126 ns ; KEY[0]   ; SCOMP:inst8|IR[8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.133 ns ; KEY[0]   ; SCOMP:inst8|MW                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.139 ns ; KEY[0]   ; SCOMP:inst8|IR[9]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.139 ns ; KEY[0]   ; SCOMP:inst8|IR[10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.146 ns ; KEY[0]   ; SCOMP:inst8|AC[15]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.179 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.213 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.215 ns ; KEY[0]   ; SCOMP:inst8|PC[0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.215 ns ; KEY[0]   ; SCOMP:inst8|PC[7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.215 ns ; KEY[0]   ; SCOMP:inst8|PC[8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][8]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.218 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[8][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.227 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.230 ns ; KEY[0]   ; SCOMP:inst8|PC[5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.230 ns ; KEY[0]   ; SCOMP:inst8|PC[6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[0][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[1][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[2][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[3][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[4][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[5][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[6][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.286 ns ; KEY[0]   ; SCOMP:inst8|PC_STACK[7][10]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.330 ns ; KEY[0]   ; SCOMP:inst8|IR[11]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.330 ns ; KEY[0]   ; SCOMP:inst8|IR[13]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.330 ns ; KEY[0]   ; SCOMP:inst8|IR[14]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.330 ns ; KEY[0]   ; SCOMP:inst8|IR[12]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.350 ns ; KEY[0]   ; SCOMP:inst8|AC[2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.350 ns ; KEY[0]   ; SCOMP:inst8|AC[1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.350 ns ; KEY[0]   ; SCOMP:inst8|AC[10]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.359 ns ; KEY[0]   ; SCOMP:inst8|AC[0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.359 ns ; KEY[0]   ; SCOMP:inst8|AC[4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.435 ns ; KEY[0]   ; SCOMP:inst8|AC[5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.435 ns ; KEY[0]   ; SCOMP:inst8|AC[7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.505 ns ; KEY[0]   ; SCOMP:inst8|PC[1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.505 ns ; KEY[0]   ; SCOMP:inst8|PC[2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.609 ns ; KEY[0]   ; SCOMP:inst8|IR[15]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[0]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[4]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[5]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[1]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[2]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.631 ns ; KEY[0]   ; SCOMP:inst8|IR[7]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.665 ns ; KEY[0]   ; SCOMP:inst8|AC[12]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.676 ns ; KEY[0]   ; SCOMP:inst8|AC[3]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.751 ns ; KEY[0]   ; SCOMP:inst8|AC[6]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.751 ns ; KEY[0]   ; SCOMP:inst8|AC[14]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.755 ns ; KEY[0]   ; SCOMP:inst8|AC[13]                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.755 ns ; KEY[0]   ; SCOMP:inst8|AC[8]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -9.157 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; -9.164 ns ; KEY[0]   ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]          ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+----------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 17 22:55:08 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~2" as buffer
    Info: Detected gated clock "inst68~0" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.785 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "SRAM_CONTROLLER:inst3|DT_ENABLE" and destination register "SCOMP:inst8|AC[14]"
    Info: + Largest register to register requirement is 9.783 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.003 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 0.282 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 0.282 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 9; REG Node = 'SCOMP:inst8|AC[14]'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 0.285 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 0.285 ns; Loc. = LCFF_X34_Y18_N27; Fanout = 18; REG Node = 'SRAM_CONTROLLER:inst3|DT_ENABLE'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N27; Fanout = 18; REG Node = 'SRAM_CONTROLLER:inst3|DT_ENABLE'
        Info: 2: + IC(1.347 ns) + CELL(0.385 ns) = 1.732 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[14]~42'
        Info: 3: + IC(1.165 ns) + CELL(0.413 ns) = 3.310 ns; Loc. = LCCOMB_X36_Y18_N2; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[14]~36'
        Info: 4: + IC(0.717 ns) + CELL(0.420 ns) = 4.447 ns; Loc. = LCCOMB_X32_Y18_N26; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[14]~37'
        Info: 5: + IC(0.919 ns) + CELL(0.150 ns) = 5.516 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector13~4'
        Info: 6: + IC(0.249 ns) + CELL(0.149 ns) = 5.914 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector13~9'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.998 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 9; REG Node = 'SCOMP:inst8|AC[14]'
        Info: Total cell delay = 1.601 ns ( 26.69 % )
        Info: Total interconnect delay = 4.397 ns ( 73.31 % )
Info: Slack time is 33.138 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "SLCD:inst55|data_in[10]" and destination register "SLCD:inst55|LCD_D[3]"
    Info: + Largest register to register requirement is 36.483 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.303 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 2.738 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.787 ns) = 0.558 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.628 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 2.738 ns; Loc. = LCFF_X24_Y22_N1; Fanout = 1; REG Node = 'SLCD:inst55|LCD_D[3]'
                Info: Total cell delay = 1.324 ns ( 25.98 % )
                Info: Total interconnect delay = 3.772 ns ( 74.02 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 6.041 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 0.535 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 69; REG Node = 'SCOMP:inst8|IR[4]'
                Info: 4: + IC(0.337 ns) + CELL(0.398 ns) = 1.270 ns; Loc. = LCCOMB_X35_Y19_N22; Fanout = 1; COMB Node = 'IO_DECODER:inst24|Equal2~2'
                Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 1.912 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 4; COMB Node = 'inst68~0'
                Info: 6: + IC(0.432 ns) + CELL(0.150 ns) = 2.494 ns; Loc. = LCCOMB_X35_Y19_N12; Fanout = 1; COMB Node = 'inst68'
                Info: 7: + IC(1.964 ns) + CELL(0.000 ns) = 4.458 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'inst68~clkctrl'
                Info: 8: + IC(1.046 ns) + CELL(0.537 ns) = 6.041 ns; Loc. = LCFF_X24_Y18_N21; Fanout = 5; REG Node = 'SLCD:inst55|data_in[10]'
                Info: Total cell delay = 2.265 ns ( 26.97 % )
                Info: Total interconnect delay = 6.134 ns ( 73.03 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N21; Fanout = 5; REG Node = 'SLCD:inst55|data_in[10]'
        Info: 2: + IC(0.351 ns) + CELL(0.398 ns) = 0.749 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; COMB Node = 'SLCD:inst55|Mux17~0'
        Info: 3: + IC(0.750 ns) + CELL(0.420 ns) = 1.919 ns; Loc. = LCCOMB_X24_Y22_N28; Fanout = 1; COMB Node = 'SLCD:inst55|Selector23~1'
        Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 2.591 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 1; COMB Node = 'SLCD:inst55|Selector23~2'
        Info: 5: + IC(0.250 ns) + CELL(0.420 ns) = 3.261 ns; Loc. = LCCOMB_X24_Y22_N0; Fanout = 1; COMB Node = 'SLCD:inst55|Selector23~3'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.345 ns; Loc. = LCFF_X24_Y22_N1; Fanout = 1; REG Node = 'SLCD:inst55|LCD_D[3]'
        Info: Total cell delay = 1.742 ns ( 52.08 % )
        Info: Total interconnect delay = 1.603 ns ( 47.92 % )
Info: Slack time is 552 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "DIG_IN:inst6|B_DI[2]" and destination register "SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0"
    Info: + Largest register to register requirement is 3.791 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.995 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.285 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 0.285 ns; Loc. = LCFF_X34_Y18_N19; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 6.280 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 0.535 ns; Loc. = LCFF_X35_Y19_N5; Fanout = 9; REG Node = 'SCOMP:inst8|IR[7]'
                Info: 4: + IC(0.504 ns) + CELL(0.371 ns) = 1.410 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~0'
                Info: 5: + IC(0.481 ns) + CELL(0.438 ns) = 2.329 ns; Loc. = LCCOMB_X35_Y19_N16; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~1'
                Info: 6: + IC(0.460 ns) + CELL(0.389 ns) = 3.178 ns; Loc. = LCCOMB_X35_Y19_N26; Fanout = 18; COMB Node = 'inst76'
                Info: 7: + IC(1.540 ns) + CELL(0.000 ns) = 4.718 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'inst76~clkctrl'
                Info: 8: + IC(1.025 ns) + CELL(0.537 ns) = 6.280 ns; Loc. = LCFF_X36_Y18_N27; Fanout = 1; REG Node = 'DIG_IN:inst6|B_DI[2]'
                Info: Total cell delay = 2.522 ns ( 29.20 % )
                Info: Total interconnect delay = 6.116 ns ( 70.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N27; Fanout = 1; REG Node = 'DIG_IN:inst6|B_DI[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y18_N26; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[2]~12'
        Info: 3: + IC(0.704 ns) + CELL(0.413 ns) = 1.440 ns; Loc. = LCCOMB_X33_Y18_N22; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[2]~15'
        Info: 4: + IC(0.694 ns) + CELL(0.150 ns) = 2.284 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 9; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[2]~16'
        Info: 5: + IC(0.721 ns) + CELL(0.150 ns) = 3.155 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 1; COMB Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ~2'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.239 ns; Loc. = LCFF_X34_Y18_N19; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ[2]~reg0'
        Info: Total cell delay = 1.120 ns ( 34.58 % )
        Info: Total interconnect delay = 2.119 ns ( 65.42 % )
Info: Slack time is 63.7 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]"
    Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits
    Info: + Largest memory to register requirement is 67.645 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.083 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.722 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.958 ns) + CELL(0.689 ns) = 2.722 ns; Loc. = M4K_X26_Y22; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
                Info: Total cell delay = 0.689 ns ( 25.31 % )
                Info: Total interconnect delay = 2.033 ns ( 74.69 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 3.945 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[2]'
        Info: 3: + IC(0.432 ns) + CELL(0.438 ns) = 3.861 ns; Loc. = LCCOMB_X27_Y22_N8; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector4~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.945 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]'
        Info: Total cell delay = 3.513 ns ( 89.05 % )
        Info: Total interconnect delay = 0.432 ns ( 10.95 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is -4.435 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]"
    Info: + Shortest register to register delay is 1.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y20_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]'
        Info: 2: + IC(0.315 ns) + CELL(0.420 ns) = 0.735 ns; Loc. = LCCOMB_X32_Y20_N10; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~8'
        Info: 3: + IC(0.255 ns) + CELL(0.149 ns) = 1.139 ns; Loc. = LCCOMB_X32_Y20_N2; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.223 ns; Loc. = LCFF_X32_Y20_N3; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.653 ns ( 53.39 % )
        Info: Total interconnect delay = 0.570 ns ( 46.61 % )
    Info: - Smallest register to register requirement is 5.658 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.642 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 8.311 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.893 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 23; REG Node = 'SCOMP:inst8|IR[3]'
                Info: 4: + IC(0.738 ns) + CELL(0.420 ns) = 4.051 ns; Loc. = LCCOMB_X35_Y19_N24; Fanout = 3; COMB Node = 'IO_DECODER:inst24|Equal19~0'
                Info: 5: + IC(0.705 ns) + CELL(0.275 ns) = 5.031 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(1.710 ns) + CELL(0.000 ns) = 6.741 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1|inst3~clkctrl'
                Info: 7: + IC(1.033 ns) + CELL(0.537 ns) = 8.311 ns; Loc. = LCFF_X32_Y20_N3; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]'
                Info: Total cell delay = 2.019 ns ( 24.29 % )
                Info: Total interconnect delay = 6.292 ns ( 75.71 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.669 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X32_Y20_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]'
                Info: Total cell delay = 0.537 ns ( 20.12 % )
                Info: Total interconnect delay = 2.132 ns ( 79.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 232 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "SLCD:inst55|LCD_D[6]" and destination register "SLCD:inst55|LCD_D[6]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y22_N1; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y22_N0; Fanout = 1; COMB Node = 'SLCD:inst55|Selector20~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y22_N1; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.097 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.787 ns) = 2.916 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.628 ns) + CELL(0.000 ns) = 3.544 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 5.097 ns; Loc. = LCFF_X25_Y22_N1; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 25.98 % )
                Info: Total interconnect delay = 3.773 ns ( 74.02 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.097 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.787 ns) = 2.916 ns; Loc. = LCFF_X64_Y19_N15; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.628 ns) + CELL(0.000 ns) = 3.544 ns; Loc. = CLKCTRL_G7; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.016 ns) + CELL(0.537 ns) = 5.097 ns; Loc. = LCFF_X25_Y22_N1; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 25.98 % )
                Info: Total interconnect delay = 3.773 ns ( 74.02 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0" and destination register "SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y18_N8; Fanout = 1; COMB Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ~13'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 61; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'SRAM_CONTROLLER:inst3|SRAM_DQ[13]~reg0'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.639 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.35 % )
                Info: Total interconnect delay = 2.102 ns ( 79.65 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]" (data pin = "KEY[0]", clock pin = "CLOCK_27") is 10.706 ns
    Info: + Longest pin to register delay is 11.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.252 ns) + CELL(0.150 ns) = 7.264 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 22; COMB Node = 'inst39'
        Info: 3: + IC(1.259 ns) + CELL(0.150 ns) = 8.673 ns; Loc. = LCCOMB_X28_Y21_N28; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2'
        Info: 4: + IC(1.286 ns) + CELL(0.150 ns) = 10.109 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 10; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0'
        Info: 5: + IC(0.235 ns) + CELL(0.660 ns) = 11.004 ns; Loc. = LCFF_X27_Y18_N1; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]'
        Info: Total cell delay = 1.972 ns ( 17.92 % )
        Info: Total interconnect delay = 9.032 ns ( 82.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "altpll1:inst11|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X27_Y18_N1; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]'
        Info: Total cell delay = 0.537 ns ( 20.29 % )
        Info: Total interconnect delay = 2.109 ns ( 79.71 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX1[2]" through register "QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]" is 12.937 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 8.109 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.893 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 69; REG Node = 'SCOMP:inst8|IR[4]'
        Info: 4: + IC(0.337 ns) + CELL(0.398 ns) = 3.628 ns; Loc. = LCCOMB_X35_Y19_N22; Fanout = 1; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 4.270 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 4; COMB Node = 'inst68~0'
        Info: 6: + IC(0.435 ns) + CELL(0.150 ns) = 4.855 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 1; COMB Node = 'inst74'
        Info: 7: + IC(1.702 ns) + CELL(0.000 ns) = 6.557 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'inst74~clkctrl'
        Info: 8: + IC(1.015 ns) + CELL(0.537 ns) = 8.109 ns; Loc. = LCFF_X36_Y15_N17; Fanout = 7; REG Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]'
        Info: Total cell delay = 2.265 ns ( 27.93 % )
        Info: Total interconnect delay = 5.844 ns ( 72.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.936 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y15_N17; Fanout = 7; REG Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]'
        Info: 2: + IC(0.401 ns) + CELL(0.438 ns) = 0.839 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 1; COMB Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|Mux4~0'
        Info: 3: + IC(3.447 ns) + CELL(2.650 ns) = 6.936 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'HEX1[2]'
        Info: Total cell delay = 3.088 ns ( 44.52 % )
        Info: Total interconnect delay = 3.848 ns ( 55.48 % )
Info: th for register "DIG_IN:inst5|B_DI[10]" (data pin = "SW[10]", clock pin = "CLOCK_50") is 4.050 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 8.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.893 ns; Loc. = LCFF_X35_Y19_N5; Fanout = 9; REG Node = 'SCOMP:inst8|IR[7]'
        Info: 4: + IC(0.504 ns) + CELL(0.371 ns) = 3.768 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.481 ns) + CELL(0.438 ns) = 4.687 ns; Loc. = LCCOMB_X35_Y19_N16; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 6: + IC(0.460 ns) + CELL(0.416 ns) = 5.563 ns; Loc. = LCCOMB_X35_Y19_N28; Fanout = 18; COMB Node = 'inst77'
        Info: 7: + IC(1.773 ns) + CELL(0.000 ns) = 7.336 ns; Loc. = CLKCTRL_G14; Fanout = 16; COMB Node = 'inst77~clkctrl'
        Info: 8: + IC(1.024 ns) + CELL(0.537 ns) = 8.897 ns; Loc. = LCFF_X36_Y18_N29; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[10]'
        Info: Total cell delay = 2.549 ns ( 28.65 % )
        Info: Total interconnect delay = 6.348 ns ( 71.35 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'SW[10]'
        Info: 2: + IC(1.390 ns) + CELL(0.366 ns) = 2.755 ns; Loc. = LCFF_X36_Y18_N29; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[10]'
        Info: Total cell delay = 1.365 ns ( 49.55 % )
        Info: Total interconnect delay = 1.390 ns ( 50.45 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Tue Mar 17 22:55:09 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


