<profile>

<section name = "Vivado HLS Report for 'Block_blockmatmul_me'" level="0">
<item name = "Date">Wed Oct 19 18:16:23 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">BlockMatrix_multiplication</item>
<item name = "Solution">solution4</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 10, 10.000 ns, 0.100 us, 1, 10, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loadA">8, 8, 2, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 11, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_131_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op26">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_125_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_0_blk_n">9, 2, 1, 2</column>
<column name="A_1_blk_n">9, 2, 1, 2</column>
<column name="A_2_blk_n">9, 2, 1, 2</column>
<column name="A_3_blk_n">9, 2, 1, 2</column>
<column name="Arows_V_a_0_blk_n">9, 2, 1, 2</column>
<column name="Arows_V_a_1_blk_n">9, 2, 1, 2</column>
<column name="Arows_V_a_2_blk_n">9, 2, 1, 2</column>
<column name="Arows_V_a_3_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_0_i_i_reg_110">9, 2, 4, 8</column>
<column name="it_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_i_i_reg_110">4, 0, 4, 0</column>
<column name="icmp_ln13_reg_161">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_blockmatmul_me, return value</column>
<column name="it_dout">in, 32, ap_fifo, it, pointer</column>
<column name="it_empty_n">in, 1, ap_fifo, it, pointer</column>
<column name="it_read">out, 1, ap_fifo, it, pointer</column>
<column name="Arows_V_a_0_dout">in, 32, ap_fifo, Arows_V_a_0, pointer</column>
<column name="Arows_V_a_0_empty_n">in, 1, ap_fifo, Arows_V_a_0, pointer</column>
<column name="Arows_V_a_0_read">out, 1, ap_fifo, Arows_V_a_0, pointer</column>
<column name="Arows_V_a_1_dout">in, 32, ap_fifo, Arows_V_a_1, pointer</column>
<column name="Arows_V_a_1_empty_n">in, 1, ap_fifo, Arows_V_a_1, pointer</column>
<column name="Arows_V_a_1_read">out, 1, ap_fifo, Arows_V_a_1, pointer</column>
<column name="Arows_V_a_2_dout">in, 32, ap_fifo, Arows_V_a_2, pointer</column>
<column name="Arows_V_a_2_empty_n">in, 1, ap_fifo, Arows_V_a_2, pointer</column>
<column name="Arows_V_a_2_read">out, 1, ap_fifo, Arows_V_a_2, pointer</column>
<column name="Arows_V_a_3_dout">in, 32, ap_fifo, Arows_V_a_3, pointer</column>
<column name="Arows_V_a_3_empty_n">in, 1, ap_fifo, Arows_V_a_3, pointer</column>
<column name="Arows_V_a_3_read">out, 1, ap_fifo, Arows_V_a_3, pointer</column>
<column name="A_0_din">out, 32, ap_fifo, A_0, pointer</column>
<column name="A_0_full_n">in, 1, ap_fifo, A_0, pointer</column>
<column name="A_0_write">out, 1, ap_fifo, A_0, pointer</column>
<column name="A_1_din">out, 32, ap_fifo, A_1, pointer</column>
<column name="A_1_full_n">in, 1, ap_fifo, A_1, pointer</column>
<column name="A_1_write">out, 1, ap_fifo, A_1, pointer</column>
<column name="A_2_din">out, 32, ap_fifo, A_2, pointer</column>
<column name="A_2_full_n">in, 1, ap_fifo, A_2, pointer</column>
<column name="A_2_write">out, 1, ap_fifo, A_2, pointer</column>
<column name="A_3_din">out, 32, ap_fifo, A_3, pointer</column>
<column name="A_3_full_n">in, 1, ap_fifo, A_3, pointer</column>
<column name="A_3_write">out, 1, ap_fifo, A_3, pointer</column>
</table>
</item>
</section>
</profile>
