\t (00:00:02) allegro 17.4 S039 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Thu Nov 20 22:22:49 2025
\t (00:00:02)         Host=DESKTOP-OD6O7GO User=63524 Pid=33432 CPUs=32
\t (00:00:02) CmdLine= d:\coding\cadence\spb_17.4\tools\bin\allegro.exe D:\Coding\Cadence\Project\POWAMP\嘉立创原理图封装\晶振12mhz\translator.run\01_CRYSTAL-SMD_4P-L3_2-W2_5-BL_Stackup.brd
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "01_CRYSTAL-SMD_4P-L3_2-W2_5-BL_Stackup"
\d (00:00:05) Design opened: D:/Coding/Cadence/Project/POWAMP/嘉立创原理图封装/晶振12mhz/translator.run/01_CRYSTAL-SMD_4P-L3_2-W2_5-BL_Stackup.brd
\i (00:00:05) trapsize 29475
\i (00:00:05) trapsize 30236
\i (00:00:05) trapsize 31038
\i (00:00:05) trapsize 30236
\e (00:00:05) No dielectric layer in layer stack.
\i (00:00:05) setwindow text
\i (00:00:05) stick
   (00:00:05) Loading signal.cxt 
\i (00:00:05) setwindow pcb
\i (00:00:05) trapsize 34014
\i (00:00:05) trapsize 33475
\i (00:00:05) generaledit 
\i (00:00:08) setwindow text
\i (00:00:08) close
\i (00:00:11) setwindow pcb
\i (00:00:11) exit 
\t (00:00:12)     Journal end - Thu Nov 20 22:22:59 2025
