|TestBench
Clock => ClockCnt[0].CLK
Clock => ClockCnt[1].CLK
Clock => ClockCnt[2].CLK
Clock => ClockCnt[3].CLK
Clock => ClockCnt[4].CLK
Clock => ClockCnt[5].CLK
Clock => ClockCnt[6].CLK
Clock => ClockCnt[7].CLK
Clock => ClockCnt[8].CLK
Clock => ClockCnt[9].CLK
Clock => ClockCnt[10].CLK
Clock => ClockCnt[11].CLK
Clock => ClockCnt[12].CLK
Clock => ClockCnt[13].CLK
Clock => ClockCnt[14].CLK
Clock => ClockCnt[15].CLK
Clock => ClockCnt[16].CLK
Clock => ClockCnt[17].CLK
Clock => ClockCnt[18].CLK
Clock => ClockCnt[19].CLK
Clock => ClockCnt[20].CLK
Clock => ClockCnt[21].CLK
Clock => ClockCnt[22].CLK
DisplayOutput[0] << Display:i_Display.DisplayOutput[0]
DisplayOutput[1] << Display:i_Display.DisplayOutput[1]
DisplayOutput[2] << Display:i_Display.DisplayOutput[2]
DisplayOutput[3] << Display:i_Display.DisplayOutput[3]
DisplayOutput[4] << Display:i_Display.DisplayOutput[4]
DisplayOutput[5] << Display:i_Display.DisplayOutput[5]
DisplayOutput[6] << Display:i_Display.DisplayOutput[6]
DisplayOutput[7] << Display:i_Display.DisplayOutput[7]
DisplayOutput[8] << Display:i_Display.DisplayOutput[8]
DisplayOutput[9] << Display:i_Display.DisplayOutput[9]
DisplayOutput[10] << Display:i_Display.DisplayOutput[10]
DisplayOutput[11] << Display:i_Display.DisplayOutput[11]
DisplayOutput[12] << Display:i_Display.DisplayOutput[12]
DisplayOutput[13] << Display:i_Display.DisplayOutput[13]
DisplayOutput[14] << Display:i_Display.DisplayOutput[14]
DisplayOutput[15] << Display:i_Display.DisplayOutput[15]
DisplayOutput[16] << Display:i_Display.DisplayOutput[16]
DisplayOutput[17] << Display:i_Display.DisplayOutput[17]
DisplayOutput[18] << Display:i_Display.DisplayOutput[18]
DisplayOutput[19] << Display:i_Display.DisplayOutput[19]
DisplayOutput[20] << Display:i_Display.DisplayOutput[20]
DisplayOutput[21] << Display:i_Display.DisplayOutput[21]
DisplayOutput[22] << Display:i_Display.DisplayOutput[22]
DisplayOutput[23] << Display:i_Display.DisplayOutput[23]
DisplayOutput[24] << Display:i_Display.DisplayOutput[24]
DisplayOutput[25] << Display:i_Display.DisplayOutput[25]
DisplayOutput[26] << Display:i_Display.DisplayOutput[26]
DisplayOutput[27] << Display:i_Display.DisplayOutput[27]
DisplayOutput[28] << Display:i_Display.DisplayOutput[28]
DisplayOutput[29] << Display:i_Display.DisplayOutput[29]
DisplayOutput[30] << Display:i_Display.DisplayOutput[30]
DisplayOutput[31] << Display:i_Display.DisplayOutput[31]
DisplayOutput[32] << Display:i_Display.DisplayOutput[32]
DisplayOutput[33] << Display:i_Display.DisplayOutput[33]
DisplayOutput[34] << Display:i_Display.DisplayOutput[34]
DisplayOutput[35] << Display:i_Display.DisplayOutput[35]
DisplayOutput[36] << Display:i_Display.DisplayOutput[36]
DisplayOutput[37] << Display:i_Display.DisplayOutput[37]
DisplayOutput[38] << Display:i_Display.DisplayOutput[38]
DisplayOutput[39] << Display:i_Display.DisplayOutput[39]
DisplayOutput[40] << Display:i_Display.DisplayOutput[40]
DisplayOutput[41] << Display:i_Display.DisplayOutput[41]
Row[0] << Numpad:i_Numpad.Row[0]
Row[1] << Numpad:i_Numpad.Row[1]
Row[2] << Numpad:i_Numpad.Row[2]
Row[3] << Numpad:i_Numpad.Row[3]
LED[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
LED[1] << LED[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] << LED[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] << LED[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] << LED[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] << LED[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] << LED[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] << LED[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] << LED[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] << LED[9].DB_MAX_OUTPUT_PORT_TYPE
Column[0] => Numpad:i_Numpad.Column[0]
Column[1] => Numpad:i_Numpad.Column[1]
Column[2] => Numpad:i_Numpad.Column[2]
Column[3] => Numpad:i_Numpad.Column[3]


|TestBench|BinaryToBCD:i_BCD
TinyClock => CurrentValue[0].CLK
TinyClock => CurrentValue[1].CLK
TinyClock => CurrentValue[2].CLK
TinyClock => CurrentValue[3].CLK
TinyClock => CurrentValue[4].CLK
TinyClock => CurrentValue[5].CLK
TinyClock => CurrentValue[6].CLK
TinyClock => CurrentValue[7].CLK
TinyClock => CurrentValue[8].CLK
TinyClock => CurrentValue[9].CLK
TinyClock => CurrentValue[10].CLK
TinyClock => CurrentValue[11].CLK
TinyClock => CurrentValue[12].CLK
TinyClock => CurrentValue[13].CLK
TinyClock => CurrentValue[14].CLK
TinyClock => CurrentValue[15].CLK
TinyClock => CurrentValue[16].CLK
TinyClock => CurrentValue[17].CLK
TinyClock => CurrentValue[18].CLK
TinyClock => CurrentValue[19].CLK
TinyClock => CurrentValue[20].CLK
TinyClock => CurrentValue[21].CLK
TinyClock => CurrentValue[22].CLK
TinyClock => CurrentValue[23].CLK
TinyClock => CurrentValue[24].CLK
TinyClock => CurrentValue[25].CLK
TinyClock => CurrentValue[26].CLK
TinyClock => CurrentValue[27].CLK
TinyClock => CurrentValue[28].CLK
TinyClock => CurrentValue[29].CLK
TinyClock => CurrentValue[30].CLK
TinyClock => CurrentValue[31].CLK
TinyClock => Waiting.CLK
TinyClock => ConvProgress[0].CLK
TinyClock => ConvProgress[1].CLK
TinyClock => ConvProgress[2].CLK
TinyClock => Busy.CLK
TinyClock => FirstDigit[0].CLK
TinyClock => FirstDigit[1].CLK
TinyClock => FirstDigit[2].CLK
TinyClock => FirstDigit[3].CLK
TinyClock => FirstDigit[4].CLK
TinyClock => FirstDigit[5].CLK
TinyClock => FirstDigit[6].CLK
TinyClock => FirstDigit[7].CLK
TinyClock => FirstDigit[8].CLK
TinyClock => FirstDigit[9].CLK
TinyClock => FirstDigit[10].CLK
TinyClock => FirstDigit[11].CLK
TinyClock => FirstDigit[12].CLK
TinyClock => FirstDigit[13].CLK
TinyClock => FirstDigit[14].CLK
TinyClock => FirstDigit[15].CLK
TinyClock => FirstDigit[16].CLK
TinyClock => FirstDigit[17].CLK
TinyClock => FirstDigit[18].CLK
TinyClock => FirstDigit[19].CLK
TinyClock => FirstDigit[20].CLK
TinyClock => FirstDigit[21].CLK
TinyClock => FirstDigit[22].CLK
TinyClock => FirstDigit[23].CLK
TinyClock => FirstDigit[24].CLK
TinyClock => FirstDigit[25].CLK
TinyClock => FirstDigit[26].CLK
TinyClock => FirstDigit[27].CLK
TinyClock => FirstDigit[28].CLK
TinyClock => FirstDigit[29].CLK
TinyClock => FirstDigit[30].CLK
TinyClock => FirstDigit[31].CLK
TinyClock => Decimal[0][0].CLK
TinyClock => Decimal[0][1].CLK
TinyClock => Decimal[0][2].CLK
TinyClock => Decimal[0][3].CLK
TinyClock => Decimal[1][0].CLK
TinyClock => Decimal[1][1].CLK
TinyClock => Decimal[1][2].CLK
TinyClock => Decimal[1][3].CLK
TinyClock => Decimal[2][0].CLK
TinyClock => Decimal[2][1].CLK
TinyClock => Decimal[2][2].CLK
TinyClock => Decimal[2][3].CLK
TinyClock => Decimal[3][0].CLK
TinyClock => Decimal[3][1].CLK
TinyClock => Decimal[3][2].CLK
TinyClock => Decimal[3][3].CLK
TinyClock => Decimal[4][0].CLK
TinyClock => Decimal[4][1].CLK
TinyClock => Decimal[4][2].CLK
TinyClock => Decimal[4][3].CLK
TinyClock => Decimal[5][0].CLK
TinyClock => Decimal[5][1].CLK
TinyClock => Decimal[5][2].CLK
TinyClock => Decimal[5][3].CLK
TinyClock => Minus.CLK
TinyClock => Scratchpad[0].CLK
TinyClock => Scratchpad[1].CLK
TinyClock => Scratchpad[2].CLK
TinyClock => Scratchpad[3].CLK
TinyClock => Scratchpad[4].CLK
TinyClock => Scratchpad[5].CLK
TinyClock => Scratchpad[6].CLK
TinyClock => Scratchpad[7].CLK
TinyClock => Scratchpad[8].CLK
TinyClock => Scratchpad[9].CLK
TinyClock => Scratchpad[10].CLK
TinyClock => Scratchpad[11].CLK
TinyClock => Scratchpad[12].CLK
TinyClock => Scratchpad[13].CLK
TinyClock => Scratchpad[14].CLK
TinyClock => Scratchpad[15].CLK
TinyClock => Scratchpad[16].CLK
TinyClock => Scratchpad[17].CLK
TinyClock => Scratchpad[18].CLK
TinyClock => Scratchpad[19].CLK
TinyClock => Scratchpad[20].CLK
TinyClock => Scratchpad[21].CLK
TinyClock => Scratchpad[22].CLK
TinyClock => Scratchpad[23].CLK
TinyClock => Scratchpad[24].CLK
TinyClock => Scratchpad[25].CLK
TinyClock => Scratchpad[26].CLK
TinyClock => Scratchpad[27].CLK
TinyClock => Scratchpad[28].CLK
TinyClock => Scratchpad[29].CLK
TinyClock => Scratchpad[30].CLK
TinyClock => Scratchpad[31].CLK
Binary[0] => Equal1.IN31
Binary[0] => Scratchpad[0].DATAB
Binary[0] => CurrentValue[0].DATAIN
Binary[1] => Equal1.IN30
Binary[1] => Scratchpad[1].DATAB
Binary[1] => CurrentValue[1].DATAIN
Binary[2] => Equal1.IN29
Binary[2] => Scratchpad[2].DATAB
Binary[2] => CurrentValue[2].DATAIN
Binary[3] => Equal1.IN28
Binary[3] => Scratchpad[3].DATAB
Binary[3] => CurrentValue[3].DATAIN
Binary[4] => Equal1.IN27
Binary[4] => Scratchpad[4].DATAB
Binary[4] => CurrentValue[4].DATAIN
Binary[5] => Equal1.IN26
Binary[5] => Scratchpad[5].DATAB
Binary[5] => CurrentValue[5].DATAIN
Binary[6] => Equal1.IN25
Binary[6] => Scratchpad[6].DATAB
Binary[6] => CurrentValue[6].DATAIN
Binary[7] => Equal1.IN0
Binary[7] => Equal1.IN1
Binary[7] => Equal1.IN2
Binary[7] => Equal1.IN3
Binary[7] => Equal1.IN4
Binary[7] => Equal1.IN5
Binary[7] => Equal1.IN6
Binary[7] => Equal1.IN7
Binary[7] => Equal1.IN8
Binary[7] => Equal1.IN9
Binary[7] => Equal1.IN10
Binary[7] => Equal1.IN11
Binary[7] => Equal1.IN12
Binary[7] => Equal1.IN13
Binary[7] => Equal1.IN14
Binary[7] => Equal1.IN15
Binary[7] => Equal1.IN16
Binary[7] => Equal1.IN17
Binary[7] => Equal1.IN18
Binary[7] => Equal1.IN19
Binary[7] => Equal1.IN20
Binary[7] => Equal1.IN21
Binary[7] => Equal1.IN22
Binary[7] => Equal1.IN23
Binary[7] => Equal1.IN24
Binary[7] => Scratchpad[7].DATAB
Binary[7] => Scratchpad[8].DATAB
Binary[7] => Scratchpad[9].DATAB
Binary[7] => Scratchpad[10].DATAB
Binary[7] => Scratchpad[11].DATAB
Binary[7] => Scratchpad[12].DATAB
Binary[7] => Scratchpad[13].DATAB
Binary[7] => Scratchpad[14].DATAB
Binary[7] => Scratchpad[15].DATAB
Binary[7] => Scratchpad[16].DATAB
Binary[7] => Scratchpad[17].DATAB
Binary[7] => Scratchpad[18].DATAB
Binary[7] => Scratchpad[19].DATAB
Binary[7] => Scratchpad[20].DATAB
Binary[7] => Scratchpad[21].DATAB
Binary[7] => Scratchpad[22].DATAB
Binary[7] => Scratchpad[23].DATAB
Binary[7] => Scratchpad[24].DATAB
Binary[7] => Scratchpad[25].DATAB
Binary[7] => Scratchpad[26].DATAB
Binary[7] => Scratchpad[27].DATAB
Binary[7] => Scratchpad[28].DATAB
Binary[7] => Scratchpad[29].DATAB
Binary[7] => Scratchpad[30].DATAB
Binary[7] => Scratchpad[31].DATAB
Binary[7] => CurrentValue[15].DATAIN
Binary[7] => CurrentValue[14].DATAIN
Binary[7] => CurrentValue[13].DATAIN
Binary[7] => CurrentValue[12].DATAIN
Binary[7] => CurrentValue[11].DATAIN
Binary[7] => CurrentValue[10].DATAIN
Binary[7] => CurrentValue[9].DATAIN
Binary[7] => CurrentValue[8].DATAIN
Binary[7] => CurrentValue[7].DATAIN
Binary[7] => CurrentValue[16].DATAIN
Binary[7] => CurrentValue[17].DATAIN
Binary[7] => CurrentValue[18].DATAIN
Binary[7] => CurrentValue[19].DATAIN
Binary[7] => CurrentValue[20].DATAIN
Binary[7] => CurrentValue[21].DATAIN
Binary[7] => CurrentValue[22].DATAIN
Binary[7] => CurrentValue[23].DATAIN
Binary[7] => CurrentValue[24].DATAIN
Binary[7] => CurrentValue[25].DATAIN
Binary[7] => CurrentValue[26].DATAIN
Binary[7] => CurrentValue[27].DATAIN
Binary[7] => CurrentValue[28].DATAIN
Binary[7] => CurrentValue[29].DATAIN
Binary[7] => CurrentValue[30].DATAIN
Binary[7] => CurrentValue[31].DATAIN
DecimalOutput[0] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[1] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[2] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[3] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[4] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[5] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[6] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[7] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[8] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[9] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[10] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[11] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[12] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[13] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[14] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[15] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[16] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[17] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[18] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[19] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[20] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[21] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[22] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
DecimalOutput[23] <= DecimalOutput.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[0] => ~NO_FANOUT~
ActionJackson[1] => ~NO_FANOUT~
ActionJackson[2] => ~NO_FANOUT~
ActionJackson[3] => ~NO_FANOUT~
ActionJackson[4] => ~NO_FANOUT~
ActionJackson[5] => ~NO_FANOUT~
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[6] => DecimalOutput.OUTPUTSELECT
ActionJackson[7] => ~NO_FANOUT~


|TestBench|Display:i_Display
TinyClock => ~NO_FANOUT~
DecimalOutput[0] => Mux0.IN19
DecimalOutput[0] => Mux1.IN19
DecimalOutput[0] => Mux2.IN19
DecimalOutput[0] => Mux3.IN19
DecimalOutput[0] => Mux4.IN19
DecimalOutput[0] => Mux5.IN19
DecimalOutput[0] => Mux6.IN19
DecimalOutput[1] => Mux0.IN18
DecimalOutput[1] => Mux1.IN18
DecimalOutput[1] => Mux2.IN18
DecimalOutput[1] => Mux3.IN18
DecimalOutput[1] => Mux4.IN18
DecimalOutput[1] => Mux5.IN18
DecimalOutput[1] => Mux6.IN18
DecimalOutput[2] => Mux0.IN17
DecimalOutput[2] => Mux1.IN17
DecimalOutput[2] => Mux2.IN17
DecimalOutput[2] => Mux3.IN17
DecimalOutput[2] => Mux4.IN17
DecimalOutput[2] => Mux5.IN17
DecimalOutput[2] => Mux6.IN17
DecimalOutput[3] => Mux0.IN16
DecimalOutput[3] => Mux1.IN16
DecimalOutput[3] => Mux2.IN16
DecimalOutput[3] => Mux3.IN16
DecimalOutput[3] => Mux4.IN16
DecimalOutput[3] => Mux5.IN16
DecimalOutput[3] => Mux6.IN16
DecimalOutput[4] => Mux7.IN19
DecimalOutput[4] => Mux8.IN19
DecimalOutput[4] => Mux9.IN19
DecimalOutput[4] => Mux10.IN19
DecimalOutput[4] => Mux11.IN19
DecimalOutput[4] => Mux12.IN19
DecimalOutput[4] => Mux13.IN19
DecimalOutput[5] => Mux7.IN18
DecimalOutput[5] => Mux8.IN18
DecimalOutput[5] => Mux9.IN18
DecimalOutput[5] => Mux10.IN18
DecimalOutput[5] => Mux11.IN18
DecimalOutput[5] => Mux12.IN18
DecimalOutput[5] => Mux13.IN18
DecimalOutput[6] => Mux7.IN17
DecimalOutput[6] => Mux8.IN17
DecimalOutput[6] => Mux9.IN17
DecimalOutput[6] => Mux10.IN17
DecimalOutput[6] => Mux11.IN17
DecimalOutput[6] => Mux12.IN17
DecimalOutput[6] => Mux13.IN17
DecimalOutput[7] => Mux7.IN16
DecimalOutput[7] => Mux8.IN16
DecimalOutput[7] => Mux9.IN16
DecimalOutput[7] => Mux10.IN16
DecimalOutput[7] => Mux11.IN16
DecimalOutput[7] => Mux12.IN16
DecimalOutput[7] => Mux13.IN16
DecimalOutput[8] => Mux14.IN19
DecimalOutput[8] => Mux15.IN19
DecimalOutput[8] => Mux16.IN19
DecimalOutput[8] => Mux17.IN19
DecimalOutput[8] => Mux18.IN19
DecimalOutput[8] => Mux19.IN19
DecimalOutput[8] => Mux20.IN19
DecimalOutput[9] => Mux14.IN18
DecimalOutput[9] => Mux15.IN18
DecimalOutput[9] => Mux16.IN18
DecimalOutput[9] => Mux17.IN18
DecimalOutput[9] => Mux18.IN18
DecimalOutput[9] => Mux19.IN18
DecimalOutput[9] => Mux20.IN18
DecimalOutput[10] => Mux14.IN17
DecimalOutput[10] => Mux15.IN17
DecimalOutput[10] => Mux16.IN17
DecimalOutput[10] => Mux17.IN17
DecimalOutput[10] => Mux18.IN17
DecimalOutput[10] => Mux19.IN17
DecimalOutput[10] => Mux20.IN17
DecimalOutput[11] => Mux14.IN16
DecimalOutput[11] => Mux15.IN16
DecimalOutput[11] => Mux16.IN16
DecimalOutput[11] => Mux17.IN16
DecimalOutput[11] => Mux18.IN16
DecimalOutput[11] => Mux19.IN16
DecimalOutput[11] => Mux20.IN16
DecimalOutput[12] => Mux21.IN19
DecimalOutput[12] => Mux22.IN19
DecimalOutput[12] => Mux23.IN19
DecimalOutput[12] => Mux24.IN19
DecimalOutput[12] => Mux25.IN19
DecimalOutput[12] => Mux26.IN19
DecimalOutput[12] => Mux27.IN19
DecimalOutput[13] => Mux21.IN18
DecimalOutput[13] => Mux22.IN18
DecimalOutput[13] => Mux23.IN18
DecimalOutput[13] => Mux24.IN18
DecimalOutput[13] => Mux25.IN18
DecimalOutput[13] => Mux26.IN18
DecimalOutput[13] => Mux27.IN18
DecimalOutput[14] => Mux21.IN17
DecimalOutput[14] => Mux22.IN17
DecimalOutput[14] => Mux23.IN17
DecimalOutput[14] => Mux24.IN17
DecimalOutput[14] => Mux25.IN17
DecimalOutput[14] => Mux26.IN17
DecimalOutput[14] => Mux27.IN17
DecimalOutput[15] => Mux21.IN16
DecimalOutput[15] => Mux22.IN16
DecimalOutput[15] => Mux23.IN16
DecimalOutput[15] => Mux24.IN16
DecimalOutput[15] => Mux25.IN16
DecimalOutput[15] => Mux26.IN16
DecimalOutput[15] => Mux27.IN16
DecimalOutput[16] => Mux28.IN19
DecimalOutput[16] => Mux29.IN19
DecimalOutput[16] => Mux30.IN19
DecimalOutput[16] => Mux31.IN19
DecimalOutput[16] => Mux32.IN19
DecimalOutput[16] => Mux33.IN19
DecimalOutput[16] => Mux34.IN19
DecimalOutput[17] => Mux28.IN18
DecimalOutput[17] => Mux29.IN18
DecimalOutput[17] => Mux30.IN18
DecimalOutput[17] => Mux31.IN18
DecimalOutput[17] => Mux32.IN18
DecimalOutput[17] => Mux33.IN18
DecimalOutput[17] => Mux34.IN18
DecimalOutput[18] => Mux28.IN17
DecimalOutput[18] => Mux29.IN17
DecimalOutput[18] => Mux30.IN17
DecimalOutput[18] => Mux31.IN17
DecimalOutput[18] => Mux32.IN17
DecimalOutput[18] => Mux33.IN17
DecimalOutput[18] => Mux34.IN17
DecimalOutput[19] => Mux28.IN16
DecimalOutput[19] => Mux29.IN16
DecimalOutput[19] => Mux30.IN16
DecimalOutput[19] => Mux31.IN16
DecimalOutput[19] => Mux32.IN16
DecimalOutput[19] => Mux33.IN16
DecimalOutput[19] => Mux34.IN16
DecimalOutput[20] => Mux35.IN19
DecimalOutput[20] => Mux36.IN19
DecimalOutput[20] => Mux37.IN19
DecimalOutput[20] => Mux38.IN19
DecimalOutput[20] => Mux39.IN19
DecimalOutput[20] => Mux40.IN19
DecimalOutput[20] => Mux41.IN19
DecimalOutput[21] => Mux35.IN18
DecimalOutput[21] => Mux36.IN18
DecimalOutput[21] => Mux37.IN18
DecimalOutput[21] => Mux38.IN18
DecimalOutput[21] => Mux39.IN18
DecimalOutput[21] => Mux40.IN18
DecimalOutput[21] => Mux41.IN18
DecimalOutput[22] => Mux35.IN17
DecimalOutput[22] => Mux36.IN17
DecimalOutput[22] => Mux37.IN17
DecimalOutput[22] => Mux38.IN17
DecimalOutput[22] => Mux39.IN17
DecimalOutput[22] => Mux40.IN17
DecimalOutput[22] => Mux41.IN17
DecimalOutput[23] => Mux35.IN16
DecimalOutput[23] => Mux36.IN16
DecimalOutput[23] => Mux37.IN16
DecimalOutput[23] => Mux38.IN16
DecimalOutput[23] => Mux39.IN16
DecimalOutput[23] => Mux40.IN16
DecimalOutput[23] => Mux41.IN16
DisplayOutput[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[7] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[8] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[9] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[11] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[12] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[13] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[14] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[15] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[16] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[18] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[19] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[20] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[21] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[22] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[23] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[25] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[26] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[27] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[28] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[29] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[30] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[32] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[33] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[34] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[35] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[36] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[37] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[38] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[39] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[40] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DisplayOutput[41] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|Numpad:i_Numpad
TinyClock => ButtonEnable.CLK
TinyClock => Switch[0].CLK
TinyClock => Switch[1].CLK
TinyClock => Switch[2].CLK
TinyClock => Switch[3].CLK
TinyClock => Row[0]~reg0.CLK
TinyClock => Row[1]~reg0.CLK
TinyClock => Row[2]~reg0.CLK
TinyClock => Row[3]~reg0.CLK
TinyClock => Counter[0].CLK
TinyClock => Counter[1].CLK
TinyClock => Counter[2].CLK
TinyClock => Counter[3].CLK
TinyClock => Counter[4].CLK
TinyClock => Counter[5].CLK
TinyClock => Counter[6].CLK
TinyClock => Counter[7].CLK
TinyClock => Counter[8].CLK
TinyClock => Counter[9].CLK
TinyClock => Counter[10].CLK
TinyClock => Counter[11].CLK
TinyClock => Counter[12].CLK
TinyClock => Counter[13].CLK
TinyClock => Counter[14].CLK
TinyClock => Counter[15].CLK
TinyClock => Counter[16].CLK
TinyClock => Counter[17].CLK
TinyClock => Counter[18].CLK
TinyClock => Counter[19].CLK
TinyClock => Counter[20].CLK
TinyClock => Counter[21].CLK
TinyClock => Counter[22].CLK
TinyClock => Counter[23].CLK
TinyClock => Counter[24].CLK
TinyClock => Counter[25].CLK
TinyClock => Counter[26].CLK
TinyClock => Counter[27].CLK
TinyClock => Counter[28].CLK
TinyClock => Counter[29].CLK
Result[0] => Binary.DATAB
Result[1] => Binary.DATAB
Result[2] => Binary.DATAB
Result[3] => Binary.DATAB
Result[4] => Binary.DATAB
Result[5] => Binary.DATAB
Result[6] => Binary.DATAB
Result[7] => Binary.DATAB
Binary[0] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[1] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[2] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[3] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[4] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[5] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[6] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
Binary[7] <= Binary.DB_MAX_OUTPUT_PORT_TYPE
IO_TBR => process_1.IN1
ActionJackson[0] <= ActionJackson[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[1] <= ActionJackson[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[2] <= ActionJackson[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[3] <= ActionJackson[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[4] <= ActionJackson[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[5] <= ActionJackson[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[6] <= process_1.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[7] <= ActionJackson[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[0] <= InputValueOne[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[1] <= InputValueOne[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[2] <= InputValueOne[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[3] <= InputValueOne[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[4] <= InputValueOne[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[5] <= InputValueOne[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[6] <= InputValueOne[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueOne[7] <= InputValueOne[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[0] <= InputValueTwo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[1] <= InputValueTwo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[2] <= InputValueTwo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[3] <= InputValueTwo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[4] <= InputValueTwo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[5] <= InputValueTwo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[6] <= InputValueTwo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InputValueTwo[7] <= InputValueTwo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Row[0] <= Row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Row[1] <= Row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Row[2] <= Row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Row[3] <= Row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= led[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= led[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= led[7].DB_MAX_OUTPUT_PORT_TYPE
led[8] <= led[8].DB_MAX_OUTPUT_PORT_TYPE
led[9] <= led[9].DB_MAX_OUTPUT_PORT_TYPE
Column[0] => Mux0.IN19
Column[0] => Mux1.IN7
Column[0] => Mux2.IN19
Column[0] => Mux3.IN7
Column[0] => Mux4.IN19
Column[0] => Mux5.IN7
Column[0] => Mux6.IN7
Column[0] => Mux7.IN7
Column[0] => Mux8.IN7
Column[0] => Mux9.IN19
Column[1] => Mux0.IN18
Column[1] => Mux1.IN6
Column[1] => Mux2.IN18
Column[1] => Mux3.IN6
Column[1] => Mux4.IN18
Column[1] => Mux5.IN6
Column[1] => Mux6.IN6
Column[1] => Mux7.IN6
Column[1] => Mux8.IN6
Column[1] => Mux9.IN18
Column[2] => Mux0.IN17
Column[2] => Mux1.IN5
Column[2] => Mux2.IN17
Column[2] => Mux3.IN5
Column[2] => Mux4.IN17
Column[2] => Mux5.IN5
Column[2] => Mux6.IN5
Column[2] => Mux7.IN5
Column[2] => Mux8.IN5
Column[2] => Mux9.IN17
Column[3] => Mux0.IN16
Column[3] => Mux1.IN4
Column[3] => Mux2.IN16
Column[3] => Mux3.IN4
Column[3] => Mux4.IN16
Column[3] => Mux5.IN4
Column[3] => Mux6.IN4
Column[3] => Mux7.IN4
Column[3] => Mux8.IN4
Column[3] => Mux9.IN16


|TestBench|IO_ALU:i_IO_ALU
TinyClock => ~NO_FANOUT~
ClockCycle[0] => Equal0.IN5
ClockCycle[1] => Equal0.IN4
ClockCycle[2] => Equal0.IN3
IO_ConBusALU[0] => Mux1.IN36
IO_ConBusALU[0] => Mux0.IN35
IO_ConBusALU[0] => Mux2.IN36
IO_ConBusALU[0] => Mux3.IN35
IO_ConBusALU[0] => Mux4.IN35
IO_ConBusALU[0] => Mux5.IN35
IO_ConBusALU[0] => Mux6.IN35
IO_ConBusALU[0] => Mux7.IN35
IO_ConBusALU[0] => Mux8.IN35
IO_ConBusALU[0] => Mux9.IN35
IO_ConBusALU[0] => Mux10.IN35
IO_ConBusALU[0] => Mux11.IN36
IO_ConBusALU[0] => Mux12.IN33
IO_ConBusALU[0] => Mux13.IN33
IO_ConBusALU[0] => Mux14.IN33
IO_ConBusALU[0] => Mux15.IN33
IO_ConBusALU[0] => Mux16.IN33
IO_ConBusALU[0] => Mux17.IN33
IO_ConBusALU[0] => Mux18.IN34
IO_ConBusALU[0] => Mux19.IN34
IO_ConBusALU[0] => Mux20.IN36
IO_ConBusALU[1] => Mux1.IN35
IO_ConBusALU[1] => Mux0.IN34
IO_ConBusALU[1] => Mux2.IN35
IO_ConBusALU[1] => Mux3.IN34
IO_ConBusALU[1] => Mux4.IN34
IO_ConBusALU[1] => Mux5.IN34
IO_ConBusALU[1] => Mux6.IN34
IO_ConBusALU[1] => Mux7.IN34
IO_ConBusALU[1] => Mux8.IN34
IO_ConBusALU[1] => Mux9.IN34
IO_ConBusALU[1] => Mux10.IN34
IO_ConBusALU[1] => Mux11.IN35
IO_ConBusALU[1] => Mux12.IN32
IO_ConBusALU[1] => Mux13.IN32
IO_ConBusALU[1] => Mux14.IN32
IO_ConBusALU[1] => Mux15.IN32
IO_ConBusALU[1] => Mux16.IN32
IO_ConBusALU[1] => Mux17.IN32
IO_ConBusALU[1] => Mux18.IN33
IO_ConBusALU[1] => Mux19.IN33
IO_ConBusALU[1] => Mux20.IN35
IO_ConBusALU[2] => Mux1.IN34
IO_ConBusALU[2] => Mux0.IN33
IO_ConBusALU[2] => Mux2.IN34
IO_ConBusALU[2] => Mux3.IN33
IO_ConBusALU[2] => Mux4.IN33
IO_ConBusALU[2] => Mux5.IN33
IO_ConBusALU[2] => Mux6.IN33
IO_ConBusALU[2] => Mux7.IN33
IO_ConBusALU[2] => Mux8.IN33
IO_ConBusALU[2] => Mux9.IN33
IO_ConBusALU[2] => Mux10.IN33
IO_ConBusALU[2] => Mux11.IN34
IO_ConBusALU[2] => Mux12.IN31
IO_ConBusALU[2] => Mux13.IN31
IO_ConBusALU[2] => Mux14.IN31
IO_ConBusALU[2] => Mux15.IN31
IO_ConBusALU[2] => Mux16.IN31
IO_ConBusALU[2] => Mux17.IN31
IO_ConBusALU[2] => Mux18.IN32
IO_ConBusALU[2] => Mux19.IN32
IO_ConBusALU[2] => Mux20.IN34
IO_ConBusALU[3] => Mux1.IN33
IO_ConBusALU[3] => Mux0.IN32
IO_ConBusALU[3] => Mux2.IN33
IO_ConBusALU[3] => Mux3.IN32
IO_ConBusALU[3] => Mux4.IN32
IO_ConBusALU[3] => Mux5.IN32
IO_ConBusALU[3] => Mux6.IN32
IO_ConBusALU[3] => Mux7.IN32
IO_ConBusALU[3] => Mux8.IN32
IO_ConBusALU[3] => Mux9.IN32
IO_ConBusALU[3] => Mux10.IN32
IO_ConBusALU[3] => Mux11.IN33
IO_ConBusALU[3] => Mux12.IN30
IO_ConBusALU[3] => Mux13.IN30
IO_ConBusALU[3] => Mux14.IN30
IO_ConBusALU[3] => Mux15.IN30
IO_ConBusALU[3] => Mux16.IN30
IO_ConBusALU[3] => Mux17.IN30
IO_ConBusALU[3] => Mux18.IN31
IO_ConBusALU[3] => Mux19.IN31
IO_ConBusALU[3] => Mux20.IN33
IO_ConBusALU[4] => Mux1.IN32
IO_ConBusALU[4] => Mux0.IN31
IO_ConBusALU[4] => Mux2.IN32
IO_ConBusALU[4] => Mux3.IN31
IO_ConBusALU[4] => Mux4.IN31
IO_ConBusALU[4] => Mux5.IN31
IO_ConBusALU[4] => Mux6.IN31
IO_ConBusALU[4] => Mux7.IN31
IO_ConBusALU[4] => Mux8.IN31
IO_ConBusALU[4] => Mux9.IN31
IO_ConBusALU[4] => Mux10.IN31
IO_ConBusALU[4] => Mux11.IN32
IO_ConBusALU[4] => Mux12.IN29
IO_ConBusALU[4] => Mux13.IN29
IO_ConBusALU[4] => Mux14.IN29
IO_ConBusALU[4] => Mux15.IN29
IO_ConBusALU[4] => Mux16.IN29
IO_ConBusALU[4] => Mux17.IN29
IO_ConBusALU[4] => Mux18.IN30
IO_ConBusALU[4] => Mux19.IN30
IO_ConBusALU[4] => Mux20.IN32
IO_DataBusReg[0] => Mux0.IN36
IO_DataBusReg[0] => Mux3.IN36
IO_DataBusReg[1] => Mux4.IN36
IO_DataBusReg[2] => Mux5.IN36
IO_DataBusReg[3] => Mux6.IN36
IO_DataBusReg[4] => Mux7.IN36
IO_DataBusReg[5] => Mux8.IN36
IO_DataBusReg[6] => Mux9.IN36
IO_DataBusReg[7] => Mux10.IN36
IO_DataBusMemOutput[0] <= IO_DataBusMemOutput[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[1] <= IO_DataBusMemOutput[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[2] <= IO_DataBusMemOutput[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[3] <= IO_DataBusMemOutput[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[4] <= IO_DataBusMemOutput[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[5] <= IO_DataBusMemOutput[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[6] <= IO_DataBusMemOutput[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusMemOutput[7] <= IO_DataBusMemOutput[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_NSelOut <= IO_NSelOut$latch.DB_MAX_OUTPUT_PORT_TYPE
ActionJackson[0] => Mux12.IN34
ActionJackson[1] => Mux13.IN34
ActionJackson[2] => Mux14.IN34
ActionJackson[3] => Mux15.IN34
ActionJackson[4] => Mux16.IN34
ActionJackson[5] => Mux17.IN34
ActionJackson[6] => ~NO_FANOUT~
ActionJackson[7] => ~NO_FANOUT~
InputValueOne[0] => Mux12.IN35
InputValueOne[1] => Mux13.IN35
InputValueOne[2] => Mux14.IN35
InputValueOne[3] => Mux15.IN35
InputValueOne[4] => Mux16.IN35
InputValueOne[5] => Mux17.IN35
InputValueOne[6] => Mux18.IN35
InputValueOne[7] => Mux19.IN35
InputValueTwo[0] => Mux12.IN36
InputValueTwo[1] => Mux13.IN36
InputValueTwo[2] => Mux14.IN36
InputValueTwo[3] => Mux15.IN36
InputValueTwo[4] => Mux16.IN36
InputValueTwo[5] => Mux17.IN36
InputValueTwo[6] => Mux18.IN36
InputValueTwo[7] => Mux19.IN36
Result[0] <= Result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
IO_TBR <= IO_TBR$latch.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|IO_CU:i_IO_CU
TinyClock => IO_PC[0].CLK
TinyClock => IO_PC[1].CLK
TinyClock => IO_PC[2].CLK
TinyClock => IO_PC[3].CLK
TinyClock => IO_PC[4].CLK
TinyClock => IO_PC[5].CLK
TinyClock => IO_PC[6].CLK
TinyClock => IO_PC[7].CLK
TinyClock => IO_ConBusALU[0]~reg0.CLK
TinyClock => IO_ConBusALU[1]~reg0.CLK
TinyClock => IO_ConBusALU[2]~reg0.CLK
TinyClock => IO_ConBusALU[3]~reg0.CLK
TinyClock => IO_ConBusALU[4]~reg0.CLK
TinyClock => IO_AddrBusReg[0]~reg0.CLK
TinyClock => IO_AddrBusReg[1]~reg0.CLK
TinyClock => IO_AddrBusReg[2]~reg0.CLK
TinyClock => IO_AddrBusReg[3]~reg0.CLK
TinyClock => IO_AddrBusReg[4]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[0]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[1]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[2]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[3]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[4]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[5]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[6]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[7]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[8]~reg0.CLK
TinyClock => IO_AddrBusMemOutput[9]~reg0.CLK
TinyClock => IO_OPCODE[0].CLK
TinyClock => IO_OPCODE[1].CLK
TinyClock => IO_OPCODE[2].CLK
TinyClock => IO_OPCODE[3].CLK
TinyClock => IO_OPCODE[4].CLK
TinyClock => IO_IR[1].CLK
TinyClock => IO_IR[2].CLK
TinyClock => IO_IR[3].CLK
TinyClock => IO_IR[4].CLK
TinyClock => IO_IR[5].CLK
TinyClock => IO_IR[6].CLK
TinyClock => IO_IR[7].CLK
TinyClock => IO_IR[8].CLK
TinyClock => IO_IR[11].CLK
TinyClock => IO_IR[12].CLK
TinyClock => IO_IR[13].CLK
TinyClock => IO_IR[14].CLK
TinyClock => IO_IR[15].CLK
TinyClock => IO_IR[17].CLK
TinyClock => IO_IR[18].CLK
TinyClock => IO_IR[19].CLK
TinyClock => IO_IR[20].CLK
TinyClock => IO_IR[21].CLK
TinyClock => IO_IR[22].CLK
TinyClock => IO_IR[23].CLK
TinyClock => IO_IR[24].CLK
TinyClock => IO_IR[25].CLK
TinyClock => IO_IR[26].CLK
TinyClock => IO_IR[27].CLK
TinyClock => IO_IR[28].CLK
TinyClock => IO_IR[29].CLK
TinyClock => IO_IR[30].CLK
TinyClock => IO_IR[31].CLK
TinyClock => IO_AddrBusProgram[0]~reg0.CLK
TinyClock => IO_AddrBusProgram[1]~reg0.CLK
TinyClock => IO_AddrBusProgram[2]~reg0.CLK
TinyClock => IO_AddrBusProgram[3]~reg0.CLK
TinyClock => IO_AddrBusProgram[4]~reg0.CLK
TinyClock => IO_AddrBusProgram[5]~reg0.CLK
TinyClock => IO_AddrBusProgram[6]~reg0.CLK
TinyClock => IO_AddrBusProgram[7]~reg0.CLK
HugeClock => ~NO_FANOUT~
ClockCycle[0] => Mux13.IN2
ClockCycle[0] => Mux14.IN2
ClockCycle[0] => Mux15.IN2
ClockCycle[0] => Mux16.IN2
ClockCycle[0] => Mux17.IN2
ClockCycle[0] => Mux18.IN2
ClockCycle[0] => Mux19.IN2
ClockCycle[0] => Mux20.IN2
ClockCycle[0] => Mux21.IN2
ClockCycle[0] => Mux22.IN2
ClockCycle[0] => Mux23.IN2
ClockCycle[0] => Mux24.IN2
ClockCycle[0] => Mux25.IN2
ClockCycle[0] => Mux26.IN2
ClockCycle[0] => Mux27.IN2
ClockCycle[0] => Mux28.IN2
ClockCycle[0] => Mux29.IN2
ClockCycle[0] => Mux30.IN2
ClockCycle[0] => Mux31.IN2
ClockCycle[0] => Mux32.IN2
ClockCycle[0] => Mux33.IN2
ClockCycle[0] => Mux34.IN2
ClockCycle[0] => Mux35.IN2
ClockCycle[0] => Mux36.IN2
ClockCycle[0] => Mux37.IN2
ClockCycle[0] => Mux38.IN2
ClockCycle[0] => Mux39.IN2
ClockCycle[0] => Mux40.IN2
ClockCycle[0] => Mux41.IN2
ClockCycle[0] => Mux42.IN2
ClockCycle[0] => Mux43.IN2
ClockCycle[0] => Mux44.IN2
ClockCycle[0] => Mux45.IN2
ClockCycle[0] => Mux46.IN2
ClockCycle[0] => Mux47.IN2
ClockCycle[0] => Mux48.IN2
ClockCycle[0] => Mux49.IN2
ClockCycle[0] => Mux50.IN2
ClockCycle[0] => Mux51.IN2
ClockCycle[0] => Mux52.IN2
ClockCycle[0] => Mux53.IN2
ClockCycle[0] => Mux54.IN2
ClockCycle[0] => Mux55.IN2
ClockCycle[0] => Mux56.IN2
ClockCycle[0] => Mux57.IN2
ClockCycle[0] => Mux58.IN2
ClockCycle[0] => Mux59.IN2
ClockCycle[0] => Mux60.IN2
ClockCycle[0] => Mux61.IN2
ClockCycle[0] => Mux62.IN2
ClockCycle[0] => Mux63.IN2
ClockCycle[0] => Mux64.IN2
ClockCycle[0] => Mux65.IN2
ClockCycle[0] => Mux66.IN2
ClockCycle[0] => Mux67.IN2
ClockCycle[0] => Mux68.IN2
ClockCycle[0] => Mux69.IN3
ClockCycle[0] => Mux70.IN3
ClockCycle[0] => Mux71.IN3
ClockCycle[0] => Mux72.IN3
ClockCycle[0] => Mux73.IN3
ClockCycle[0] => Mux74.IN4
ClockCycle[0] => Mux75.IN4
ClockCycle[0] => Mux76.IN4
ClockCycle[0] => Mux77.IN4
ClockCycle[0] => Mux78.IN4
ClockCycle[0] => Mux79.IN4
ClockCycle[0] => Mux80.IN4
ClockCycle[0] => Mux81.IN4
ClockCycle[1] => Mux13.IN1
ClockCycle[1] => Mux14.IN1
ClockCycle[1] => Mux15.IN1
ClockCycle[1] => Mux16.IN1
ClockCycle[1] => Mux17.IN1
ClockCycle[1] => Mux18.IN1
ClockCycle[1] => Mux19.IN1
ClockCycle[1] => Mux20.IN1
ClockCycle[1] => Mux21.IN1
ClockCycle[1] => Mux22.IN1
ClockCycle[1] => Mux23.IN1
ClockCycle[1] => Mux24.IN1
ClockCycle[1] => Mux25.IN1
ClockCycle[1] => Mux26.IN1
ClockCycle[1] => Mux27.IN1
ClockCycle[1] => Mux28.IN1
ClockCycle[1] => Mux29.IN1
ClockCycle[1] => Mux30.IN1
ClockCycle[1] => Mux31.IN1
ClockCycle[1] => Mux32.IN1
ClockCycle[1] => Mux33.IN1
ClockCycle[1] => Mux34.IN1
ClockCycle[1] => Mux35.IN1
ClockCycle[1] => Mux36.IN1
ClockCycle[1] => Mux37.IN1
ClockCycle[1] => Mux38.IN1
ClockCycle[1] => Mux39.IN1
ClockCycle[1] => Mux40.IN1
ClockCycle[1] => Mux41.IN1
ClockCycle[1] => Mux42.IN1
ClockCycle[1] => Mux43.IN1
ClockCycle[1] => Mux44.IN1
ClockCycle[1] => Mux45.IN1
ClockCycle[1] => Mux46.IN1
ClockCycle[1] => Mux47.IN1
ClockCycle[1] => Mux48.IN1
ClockCycle[1] => Mux49.IN1
ClockCycle[1] => Mux50.IN1
ClockCycle[1] => Mux51.IN1
ClockCycle[1] => Mux52.IN1
ClockCycle[1] => Mux53.IN1
ClockCycle[1] => Mux54.IN1
ClockCycle[1] => Mux55.IN1
ClockCycle[1] => Mux56.IN1
ClockCycle[1] => Mux57.IN1
ClockCycle[1] => Mux58.IN1
ClockCycle[1] => Mux59.IN1
ClockCycle[1] => Mux60.IN1
ClockCycle[1] => Mux61.IN1
ClockCycle[1] => Mux62.IN1
ClockCycle[1] => Mux63.IN1
ClockCycle[1] => Mux64.IN1
ClockCycle[1] => Mux65.IN1
ClockCycle[1] => Mux66.IN1
ClockCycle[1] => Mux67.IN1
ClockCycle[1] => Mux68.IN1
ClockCycle[1] => Mux69.IN2
ClockCycle[1] => Mux70.IN2
ClockCycle[1] => Mux71.IN2
ClockCycle[1] => Mux72.IN2
ClockCycle[1] => Mux73.IN2
ClockCycle[1] => Mux74.IN3
ClockCycle[1] => Mux75.IN3
ClockCycle[1] => Mux76.IN3
ClockCycle[1] => Mux77.IN3
ClockCycle[1] => Mux78.IN3
ClockCycle[1] => Mux79.IN3
ClockCycle[1] => Mux80.IN3
ClockCycle[1] => Mux81.IN3
ClockCycle[2] => Mux13.IN0
ClockCycle[2] => Mux14.IN0
ClockCycle[2] => Mux15.IN0
ClockCycle[2] => Mux16.IN0
ClockCycle[2] => Mux17.IN0
ClockCycle[2] => Mux18.IN0
ClockCycle[2] => Mux19.IN0
ClockCycle[2] => Mux20.IN0
ClockCycle[2] => Mux21.IN0
ClockCycle[2] => Mux22.IN0
ClockCycle[2] => Mux23.IN0
ClockCycle[2] => Mux24.IN0
ClockCycle[2] => Mux25.IN0
ClockCycle[2] => Mux26.IN0
ClockCycle[2] => Mux27.IN0
ClockCycle[2] => Mux28.IN0
ClockCycle[2] => Mux29.IN0
ClockCycle[2] => Mux30.IN0
ClockCycle[2] => Mux31.IN0
ClockCycle[2] => Mux32.IN0
ClockCycle[2] => Mux33.IN0
ClockCycle[2] => Mux34.IN0
ClockCycle[2] => Mux35.IN0
ClockCycle[2] => Mux36.IN0
ClockCycle[2] => Mux37.IN0
ClockCycle[2] => Mux38.IN0
ClockCycle[2] => Mux39.IN0
ClockCycle[2] => Mux40.IN0
ClockCycle[2] => Mux41.IN0
ClockCycle[2] => Mux42.IN0
ClockCycle[2] => Mux43.IN0
ClockCycle[2] => Mux44.IN0
ClockCycle[2] => Mux45.IN0
ClockCycle[2] => Mux46.IN0
ClockCycle[2] => Mux47.IN0
ClockCycle[2] => Mux48.IN0
ClockCycle[2] => Mux49.IN0
ClockCycle[2] => Mux50.IN0
ClockCycle[2] => Mux51.IN0
ClockCycle[2] => Mux52.IN0
ClockCycle[2] => Mux53.IN0
ClockCycle[2] => Mux54.IN0
ClockCycle[2] => Mux55.IN0
ClockCycle[2] => Mux56.IN0
ClockCycle[2] => Mux57.IN0
ClockCycle[2] => Mux58.IN0
ClockCycle[2] => Mux59.IN0
ClockCycle[2] => Mux60.IN0
ClockCycle[2] => Mux61.IN0
ClockCycle[2] => Mux62.IN0
ClockCycle[2] => Mux63.IN0
ClockCycle[2] => Mux64.IN0
ClockCycle[2] => Mux65.IN0
ClockCycle[2] => Mux66.IN0
ClockCycle[2] => Mux67.IN0
ClockCycle[2] => Mux68.IN0
ClockCycle[2] => Mux69.IN1
ClockCycle[2] => Mux70.IN1
ClockCycle[2] => Mux71.IN1
ClockCycle[2] => Mux72.IN1
ClockCycle[2] => Mux73.IN1
ClockCycle[2] => Mux74.IN2
ClockCycle[2] => Mux75.IN2
ClockCycle[2] => Mux76.IN2
ClockCycle[2] => Mux77.IN2
ClockCycle[2] => Mux78.IN2
ClockCycle[2] => Mux79.IN2
ClockCycle[2] => Mux80.IN2
ClockCycle[2] => Mux81.IN2
IO_DataBusProgram[0] => ~NO_FANOUT~
IO_DataBusProgram[1] => Mux48.IN3
IO_DataBusProgram[2] => Mux47.IN3
IO_DataBusProgram[3] => Mux46.IN3
IO_DataBusProgram[4] => Mux45.IN3
IO_DataBusProgram[5] => Mux44.IN3
IO_DataBusProgram[6] => Mux43.IN3
IO_DataBusProgram[7] => Mux42.IN3
IO_DataBusProgram[8] => Mux41.IN3
IO_DataBusProgram[9] => ~NO_FANOUT~
IO_DataBusProgram[10] => ~NO_FANOUT~
IO_DataBusProgram[11] => Mux40.IN3
IO_DataBusProgram[12] => Mux39.IN3
IO_DataBusProgram[13] => Mux38.IN3
IO_DataBusProgram[14] => Mux37.IN3
IO_DataBusProgram[15] => Mux36.IN3
IO_DataBusProgram[16] => ~NO_FANOUT~
IO_DataBusProgram[17] => Mux35.IN3
IO_DataBusProgram[18] => Mux34.IN3
IO_DataBusProgram[19] => Mux33.IN3
IO_DataBusProgram[20] => Mux32.IN3
IO_DataBusProgram[21] => Mux31.IN3
IO_DataBusProgram[22] => Mux30.IN3
IO_DataBusProgram[23] => Mux29.IN3
IO_DataBusProgram[24] => Mux28.IN3
IO_DataBusProgram[25] => Mux27.IN3
IO_DataBusProgram[26] => Mux26.IN3
IO_DataBusProgram[27] => Mux25.IN3
IO_DataBusProgram[28] => Mux24.IN3
IO_DataBusProgram[29] => Mux23.IN3
IO_DataBusProgram[30] => Mux22.IN3
IO_DataBusProgram[31] => Mux21.IN3
IO_AddrBusProgram[0] <= IO_AddrBusProgram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[1] <= IO_AddrBusProgram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[2] <= IO_AddrBusProgram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[3] <= IO_AddrBusProgram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[4] <= IO_AddrBusProgram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[5] <= IO_AddrBusProgram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[6] <= IO_AddrBusProgram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[7] <= IO_AddrBusProgram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusReg[0] <= IO_AddrBusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusReg[1] <= IO_AddrBusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusReg[2] <= IO_AddrBusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusReg[3] <= IO_AddrBusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusReg[4] <= IO_AddrBusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[0] <= IO_AddrBusMemOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[1] <= IO_AddrBusMemOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[2] <= IO_AddrBusMemOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[3] <= IO_AddrBusMemOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[4] <= IO_AddrBusMemOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[5] <= IO_AddrBusMemOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[6] <= IO_AddrBusMemOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[7] <= IO_AddrBusMemOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[8] <= IO_AddrBusMemOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusMemOutput[9] <= IO_AddrBusMemOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ConBusALU[0] <= IO_ConBusALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ConBusALU[1] <= IO_ConBusALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ConBusALU[2] <= IO_ConBusALU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ConBusALU[3] <= IO_ConBusALU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ConBusALU[4] <= IO_ConBusALU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|IO_ProgramCode:i_IO_ProgramCode
TinyClock => IO_DataBusProgram[0]~reg0.CLK
TinyClock => IO_DataBusProgram[1]~reg0.CLK
TinyClock => IO_DataBusProgram[2]~reg0.CLK
TinyClock => IO_DataBusProgram[3]~reg0.CLK
TinyClock => IO_DataBusProgram[4]~reg0.CLK
TinyClock => IO_DataBusProgram[5]~reg0.CLK
TinyClock => IO_DataBusProgram[6]~reg0.CLK
TinyClock => IO_DataBusProgram[7]~reg0.CLK
TinyClock => IO_DataBusProgram[8]~reg0.CLK
TinyClock => IO_DataBusProgram[9]~reg0.CLK
TinyClock => IO_DataBusProgram[10]~reg0.CLK
TinyClock => IO_DataBusProgram[11]~reg0.CLK
TinyClock => IO_DataBusProgram[12]~reg0.CLK
TinyClock => IO_DataBusProgram[13]~reg0.CLK
TinyClock => IO_DataBusProgram[14]~reg0.CLK
TinyClock => IO_DataBusProgram[15]~reg0.CLK
TinyClock => IO_DataBusProgram[16]~reg0.CLK
TinyClock => IO_DataBusProgram[17]~reg0.CLK
TinyClock => IO_DataBusProgram[18]~reg0.CLK
TinyClock => IO_DataBusProgram[19]~reg0.CLK
TinyClock => IO_DataBusProgram[20]~reg0.CLK
TinyClock => IO_DataBusProgram[21]~reg0.CLK
TinyClock => IO_DataBusProgram[22]~reg0.CLK
TinyClock => IO_DataBusProgram[23]~reg0.CLK
TinyClock => IO_DataBusProgram[24]~reg0.CLK
TinyClock => IO_DataBusProgram[25]~reg0.CLK
TinyClock => IO_DataBusProgram[26]~reg0.CLK
TinyClock => IO_DataBusProgram[27]~reg0.CLK
TinyClock => IO_DataBusProgram[28]~reg0.CLK
TinyClock => IO_DataBusProgram[29]~reg0.CLK
TinyClock => IO_DataBusProgram[30]~reg0.CLK
TinyClock => IO_DataBusProgram[31]~reg0.CLK
IO_DataBusProgram[0] <= IO_DataBusProgram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[1] <= IO_DataBusProgram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[2] <= IO_DataBusProgram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[3] <= IO_DataBusProgram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[4] <= IO_DataBusProgram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[5] <= IO_DataBusProgram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[6] <= IO_DataBusProgram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[7] <= IO_DataBusProgram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[8] <= IO_DataBusProgram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[9] <= IO_DataBusProgram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[10] <= IO_DataBusProgram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[11] <= IO_DataBusProgram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[12] <= IO_DataBusProgram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[13] <= IO_DataBusProgram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[14] <= IO_DataBusProgram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[15] <= IO_DataBusProgram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[16] <= IO_DataBusProgram[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[17] <= IO_DataBusProgram[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[18] <= IO_DataBusProgram[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[19] <= IO_DataBusProgram[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[20] <= IO_DataBusProgram[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[21] <= IO_DataBusProgram[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[22] <= IO_DataBusProgram[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[23] <= IO_DataBusProgram[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[24] <= IO_DataBusProgram[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[25] <= IO_DataBusProgram[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[26] <= IO_DataBusProgram[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[27] <= IO_DataBusProgram[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[28] <= IO_DataBusProgram[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[29] <= IO_DataBusProgram[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[30] <= IO_DataBusProgram[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusProgram[31] <= IO_DataBusProgram[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_AddrBusProgram[0] => Mux0.IN263
IO_AddrBusProgram[0] => Mux1.IN263
IO_AddrBusProgram[0] => Mux2.IN263
IO_AddrBusProgram[0] => Mux3.IN263
IO_AddrBusProgram[0] => Mux4.IN263
IO_AddrBusProgram[0] => Mux5.IN263
IO_AddrBusProgram[0] => Mux6.IN263
IO_AddrBusProgram[0] => Mux7.IN263
IO_AddrBusProgram[0] => Mux8.IN263
IO_AddrBusProgram[0] => Mux9.IN263
IO_AddrBusProgram[0] => Mux10.IN263
IO_AddrBusProgram[0] => Mux11.IN263
IO_AddrBusProgram[0] => Mux12.IN263
IO_AddrBusProgram[0] => Mux13.IN263
IO_AddrBusProgram[1] => Mux0.IN262
IO_AddrBusProgram[1] => Mux1.IN262
IO_AddrBusProgram[1] => Mux2.IN262
IO_AddrBusProgram[1] => Mux3.IN262
IO_AddrBusProgram[1] => Mux4.IN262
IO_AddrBusProgram[1] => Mux5.IN262
IO_AddrBusProgram[1] => Mux6.IN262
IO_AddrBusProgram[1] => Mux7.IN262
IO_AddrBusProgram[1] => Mux8.IN262
IO_AddrBusProgram[1] => Mux9.IN262
IO_AddrBusProgram[1] => Mux10.IN262
IO_AddrBusProgram[1] => Mux11.IN262
IO_AddrBusProgram[1] => Mux12.IN262
IO_AddrBusProgram[1] => Mux13.IN262
IO_AddrBusProgram[2] => Mux0.IN261
IO_AddrBusProgram[2] => Mux1.IN261
IO_AddrBusProgram[2] => Mux2.IN261
IO_AddrBusProgram[2] => Mux3.IN261
IO_AddrBusProgram[2] => Mux4.IN261
IO_AddrBusProgram[2] => Mux5.IN261
IO_AddrBusProgram[2] => Mux6.IN261
IO_AddrBusProgram[2] => Mux7.IN261
IO_AddrBusProgram[2] => Mux8.IN261
IO_AddrBusProgram[2] => Mux9.IN261
IO_AddrBusProgram[2] => Mux10.IN261
IO_AddrBusProgram[2] => Mux11.IN261
IO_AddrBusProgram[2] => Mux12.IN261
IO_AddrBusProgram[2] => Mux13.IN261
IO_AddrBusProgram[3] => Mux0.IN260
IO_AddrBusProgram[3] => Mux1.IN260
IO_AddrBusProgram[3] => Mux2.IN260
IO_AddrBusProgram[3] => Mux3.IN260
IO_AddrBusProgram[3] => Mux4.IN260
IO_AddrBusProgram[3] => Mux5.IN260
IO_AddrBusProgram[3] => Mux6.IN260
IO_AddrBusProgram[3] => Mux7.IN260
IO_AddrBusProgram[3] => Mux8.IN260
IO_AddrBusProgram[3] => Mux9.IN260
IO_AddrBusProgram[3] => Mux10.IN260
IO_AddrBusProgram[3] => Mux11.IN260
IO_AddrBusProgram[3] => Mux12.IN260
IO_AddrBusProgram[3] => Mux13.IN260
IO_AddrBusProgram[4] => Mux0.IN259
IO_AddrBusProgram[4] => Mux1.IN259
IO_AddrBusProgram[4] => Mux2.IN259
IO_AddrBusProgram[4] => Mux3.IN259
IO_AddrBusProgram[4] => Mux4.IN259
IO_AddrBusProgram[4] => Mux5.IN259
IO_AddrBusProgram[4] => Mux6.IN259
IO_AddrBusProgram[4] => Mux7.IN259
IO_AddrBusProgram[4] => Mux8.IN259
IO_AddrBusProgram[4] => Mux9.IN259
IO_AddrBusProgram[4] => Mux10.IN259
IO_AddrBusProgram[4] => Mux11.IN259
IO_AddrBusProgram[4] => Mux12.IN259
IO_AddrBusProgram[4] => Mux13.IN259
IO_AddrBusProgram[5] => Mux0.IN258
IO_AddrBusProgram[5] => Mux1.IN258
IO_AddrBusProgram[5] => Mux2.IN258
IO_AddrBusProgram[5] => Mux3.IN258
IO_AddrBusProgram[5] => Mux4.IN258
IO_AddrBusProgram[5] => Mux5.IN258
IO_AddrBusProgram[5] => Mux6.IN258
IO_AddrBusProgram[5] => Mux7.IN258
IO_AddrBusProgram[5] => Mux8.IN258
IO_AddrBusProgram[5] => Mux9.IN258
IO_AddrBusProgram[5] => Mux10.IN258
IO_AddrBusProgram[5] => Mux11.IN258
IO_AddrBusProgram[5] => Mux12.IN258
IO_AddrBusProgram[5] => Mux13.IN258
IO_AddrBusProgram[6] => Mux0.IN257
IO_AddrBusProgram[6] => Mux1.IN257
IO_AddrBusProgram[6] => Mux2.IN257
IO_AddrBusProgram[6] => Mux3.IN257
IO_AddrBusProgram[6] => Mux4.IN257
IO_AddrBusProgram[6] => Mux5.IN257
IO_AddrBusProgram[6] => Mux6.IN257
IO_AddrBusProgram[6] => Mux7.IN257
IO_AddrBusProgram[6] => Mux8.IN257
IO_AddrBusProgram[6] => Mux9.IN257
IO_AddrBusProgram[6] => Mux10.IN257
IO_AddrBusProgram[6] => Mux11.IN257
IO_AddrBusProgram[6] => Mux12.IN257
IO_AddrBusProgram[6] => Mux13.IN257
IO_AddrBusProgram[7] => Mux0.IN256
IO_AddrBusProgram[7] => Mux1.IN256
IO_AddrBusProgram[7] => Mux2.IN256
IO_AddrBusProgram[7] => Mux3.IN256
IO_AddrBusProgram[7] => Mux4.IN256
IO_AddrBusProgram[7] => Mux5.IN256
IO_AddrBusProgram[7] => Mux6.IN256
IO_AddrBusProgram[7] => Mux7.IN256
IO_AddrBusProgram[7] => Mux8.IN256
IO_AddrBusProgram[7] => Mux9.IN256
IO_AddrBusProgram[7] => Mux10.IN256
IO_AddrBusProgram[7] => Mux11.IN256
IO_AddrBusProgram[7] => Mux12.IN256
IO_AddrBusProgram[7] => Mux13.IN256
ClockCycle[0] => Equal0.IN5
ClockCycle[1] => Equal0.IN4
ClockCycle[2] => Equal0.IN3


|TestBench|ALU:i_ALU
TinyClock => ~NO_FANOUT~
ClockCycle[0] => Equal0.IN5
ClockCycle[1] => Equal0.IN4
ClockCycle[2] => Equal0.IN3
ConBusALU[0] => Mux12.IN36
ConBusALU[0] => Mux13.IN36
ConBusALU[0] => Mux14.IN36
ConBusALU[0] => Mux15.IN36
ConBusALU[0] => Mux16.IN36
ConBusALU[0] => Mux17.IN36
ConBusALU[0] => Mux18.IN36
ConBusALU[0] => Mux19.IN36
ConBusALU[0] => Mux20.IN36
ConBusALU[0] => Mux21.IN36
ConBusALU[0] => Mux22.IN36
ConBusALU[0] => Mux23.IN36
ConBusALU[0] => Mux24.IN36
ConBusALU[0] => Mux25.IN36
ConBusALU[0] => Mux26.IN36
ConBusALU[0] => Mux27.IN36
ConBusALU[0] => Mux28.IN36
ConBusALU[0] => Mux29.IN36
ConBusALU[0] => Mux11.IN36
ConBusALU[0] => Mux10.IN36
ConBusALU[0] => Mux9.IN36
ConBusALU[0] => Mux8.IN36
ConBusALU[0] => Mux7.IN36
ConBusALU[0] => Mux6.IN36
ConBusALU[0] => Mux5.IN36
ConBusALU[0] => Mux4.IN36
ConBusALU[0] => Mux3.IN36
ConBusALU[0] => Mux2.IN36
ConBusALU[0] => Mux1.IN36
ConBusALU[0] => Mux0.IN33
ConBusALU[0] => Mux30.IN33
ConBusALU[0] => Mux31.IN33
ConBusALU[0] => Mux32.IN33
ConBusALU[0] => Mux33.IN33
ConBusALU[0] => Mux34.IN33
ConBusALU[0] => Mux35.IN33
ConBusALU[0] => Mux36.IN33
ConBusALU[0] => Mux37.IN36
ConBusALU[1] => Mux12.IN35
ConBusALU[1] => Mux13.IN35
ConBusALU[1] => Mux14.IN35
ConBusALU[1] => Mux15.IN35
ConBusALU[1] => Mux16.IN35
ConBusALU[1] => Mux17.IN35
ConBusALU[1] => Mux18.IN35
ConBusALU[1] => Mux19.IN35
ConBusALU[1] => Mux20.IN35
ConBusALU[1] => Mux21.IN35
ConBusALU[1] => Mux22.IN35
ConBusALU[1] => Mux23.IN35
ConBusALU[1] => Mux24.IN35
ConBusALU[1] => Mux25.IN35
ConBusALU[1] => Mux26.IN35
ConBusALU[1] => Mux27.IN35
ConBusALU[1] => Mux28.IN35
ConBusALU[1] => Mux29.IN35
ConBusALU[1] => Mux11.IN35
ConBusALU[1] => Mux10.IN35
ConBusALU[1] => Mux9.IN35
ConBusALU[1] => Mux8.IN35
ConBusALU[1] => Mux7.IN35
ConBusALU[1] => Mux6.IN35
ConBusALU[1] => Mux5.IN35
ConBusALU[1] => Mux4.IN35
ConBusALU[1] => Mux3.IN35
ConBusALU[1] => Mux2.IN35
ConBusALU[1] => Mux1.IN35
ConBusALU[1] => Mux0.IN32
ConBusALU[1] => Mux30.IN32
ConBusALU[1] => Mux31.IN32
ConBusALU[1] => Mux32.IN32
ConBusALU[1] => Mux33.IN32
ConBusALU[1] => Mux34.IN32
ConBusALU[1] => Mux35.IN32
ConBusALU[1] => Mux36.IN32
ConBusALU[1] => Mux37.IN35
ConBusALU[2] => Mux12.IN34
ConBusALU[2] => Mux13.IN34
ConBusALU[2] => Mux14.IN34
ConBusALU[2] => Mux15.IN34
ConBusALU[2] => Mux16.IN34
ConBusALU[2] => Mux17.IN34
ConBusALU[2] => Mux18.IN34
ConBusALU[2] => Mux19.IN34
ConBusALU[2] => Mux20.IN34
ConBusALU[2] => Mux21.IN34
ConBusALU[2] => Mux22.IN34
ConBusALU[2] => Mux23.IN34
ConBusALU[2] => Mux24.IN34
ConBusALU[2] => Mux25.IN34
ConBusALU[2] => Mux26.IN34
ConBusALU[2] => Mux27.IN34
ConBusALU[2] => Mux28.IN34
ConBusALU[2] => Mux29.IN34
ConBusALU[2] => Mux11.IN34
ConBusALU[2] => Mux10.IN34
ConBusALU[2] => Mux9.IN34
ConBusALU[2] => Mux8.IN34
ConBusALU[2] => Mux7.IN34
ConBusALU[2] => Mux6.IN34
ConBusALU[2] => Mux5.IN34
ConBusALU[2] => Mux4.IN34
ConBusALU[2] => Mux3.IN34
ConBusALU[2] => Mux2.IN34
ConBusALU[2] => Mux1.IN34
ConBusALU[2] => Mux0.IN31
ConBusALU[2] => Mux30.IN31
ConBusALU[2] => Mux31.IN31
ConBusALU[2] => Mux32.IN31
ConBusALU[2] => Mux33.IN31
ConBusALU[2] => Mux34.IN31
ConBusALU[2] => Mux35.IN31
ConBusALU[2] => Mux36.IN31
ConBusALU[2] => Mux37.IN34
ConBusALU[3] => Mux12.IN33
ConBusALU[3] => Mux13.IN33
ConBusALU[3] => Mux14.IN33
ConBusALU[3] => Mux15.IN33
ConBusALU[3] => Mux16.IN33
ConBusALU[3] => Mux17.IN33
ConBusALU[3] => Mux18.IN33
ConBusALU[3] => Mux19.IN33
ConBusALU[3] => Mux20.IN33
ConBusALU[3] => Mux21.IN33
ConBusALU[3] => Mux22.IN33
ConBusALU[3] => Mux23.IN33
ConBusALU[3] => Mux24.IN33
ConBusALU[3] => Mux25.IN33
ConBusALU[3] => Mux26.IN33
ConBusALU[3] => Mux27.IN33
ConBusALU[3] => Mux28.IN33
ConBusALU[3] => Mux29.IN33
ConBusALU[3] => Mux11.IN33
ConBusALU[3] => Mux10.IN33
ConBusALU[3] => Mux9.IN33
ConBusALU[3] => Mux8.IN33
ConBusALU[3] => Mux7.IN33
ConBusALU[3] => Mux6.IN33
ConBusALU[3] => Mux5.IN33
ConBusALU[3] => Mux4.IN33
ConBusALU[3] => Mux3.IN33
ConBusALU[3] => Mux2.IN33
ConBusALU[3] => Mux1.IN33
ConBusALU[3] => Mux0.IN30
ConBusALU[3] => Mux30.IN30
ConBusALU[3] => Mux31.IN30
ConBusALU[3] => Mux32.IN30
ConBusALU[3] => Mux33.IN30
ConBusALU[3] => Mux34.IN30
ConBusALU[3] => Mux35.IN30
ConBusALU[3] => Mux36.IN30
ConBusALU[3] => Mux37.IN33
ConBusALU[4] => Mux12.IN32
ConBusALU[4] => Mux13.IN32
ConBusALU[4] => Mux14.IN32
ConBusALU[4] => Mux15.IN32
ConBusALU[4] => Mux16.IN32
ConBusALU[4] => Mux17.IN32
ConBusALU[4] => Mux18.IN32
ConBusALU[4] => Mux19.IN32
ConBusALU[4] => Mux20.IN32
ConBusALU[4] => Mux21.IN32
ConBusALU[4] => Mux22.IN32
ConBusALU[4] => Mux23.IN32
ConBusALU[4] => Mux24.IN32
ConBusALU[4] => Mux25.IN32
ConBusALU[4] => Mux26.IN32
ConBusALU[4] => Mux27.IN32
ConBusALU[4] => Mux28.IN32
ConBusALU[4] => Mux29.IN32
ConBusALU[4] => Mux11.IN32
ConBusALU[4] => Mux10.IN32
ConBusALU[4] => Mux9.IN32
ConBusALU[4] => Mux8.IN32
ConBusALU[4] => Mux7.IN32
ConBusALU[4] => Mux6.IN32
ConBusALU[4] => Mux5.IN32
ConBusALU[4] => Mux4.IN32
ConBusALU[4] => Mux3.IN32
ConBusALU[4] => Mux2.IN32
ConBusALU[4] => Mux1.IN32
ConBusALU[4] => Mux0.IN29
ConBusALU[4] => Mux30.IN29
ConBusALU[4] => Mux31.IN29
ConBusALU[4] => Mux32.IN29
ConBusALU[4] => Mux33.IN29
ConBusALU[4] => Mux34.IN29
ConBusALU[4] => Mux35.IN29
ConBusALU[4] => Mux36.IN29
ConBusALU[4] => Mux37.IN32
DataBusMemInput[0] => LessThan0.IN8
DataBusMemInput[0] => Equal1.IN7
DataBusMemInput[0] => Add0.IN24
DataBusMemInput[0] => Mult0.IN7
DataBusMemInput[0] => Equal5.IN15
DataBusMemInput[0] => Div0.IN7
DataBusMemInput[0] => DataBusMemOutput.IN0
DataBusMemInput[0] => DataBusMemOutput.IN0
DataBusMemInput[0] => DataBusMemOutput.IN0
DataBusMemInput[0] => Mux0.IN34
DataBusMemInput[0] => Mux0.IN10
DataBusMemInput[0] => Add2.IN24
DataBusMemInput[1] => LessThan0.IN7
DataBusMemInput[1] => Equal1.IN6
DataBusMemInput[1] => Add0.IN23
DataBusMemInput[1] => Mult0.IN6
DataBusMemInput[1] => Equal5.IN14
DataBusMemInput[1] => Div0.IN6
DataBusMemInput[1] => DataBusMemOutput.IN0
DataBusMemInput[1] => DataBusMemOutput.IN0
DataBusMemInput[1] => DataBusMemOutput.IN0
DataBusMemInput[1] => Mux30.IN34
DataBusMemInput[1] => Mux30.IN10
DataBusMemInput[1] => Add2.IN23
DataBusMemInput[2] => LessThan0.IN6
DataBusMemInput[2] => Equal1.IN5
DataBusMemInput[2] => Add0.IN22
DataBusMemInput[2] => Mult0.IN5
DataBusMemInput[2] => Equal5.IN13
DataBusMemInput[2] => Div0.IN5
DataBusMemInput[2] => DataBusMemOutput.IN0
DataBusMemInput[2] => DataBusMemOutput.IN0
DataBusMemInput[2] => DataBusMemOutput.IN0
DataBusMemInput[2] => Mux31.IN34
DataBusMemInput[2] => Mux31.IN10
DataBusMemInput[2] => Add2.IN22
DataBusMemInput[3] => LessThan0.IN5
DataBusMemInput[3] => Equal1.IN4
DataBusMemInput[3] => Add0.IN21
DataBusMemInput[3] => Mult0.IN4
DataBusMemInput[3] => Equal5.IN12
DataBusMemInput[3] => Div0.IN4
DataBusMemInput[3] => DataBusMemOutput.IN0
DataBusMemInput[3] => DataBusMemOutput.IN0
DataBusMemInput[3] => DataBusMemOutput.IN0
DataBusMemInput[3] => Mux32.IN34
DataBusMemInput[3] => Mux32.IN10
DataBusMemInput[3] => Add2.IN21
DataBusMemInput[4] => LessThan0.IN4
DataBusMemInput[4] => Equal1.IN3
DataBusMemInput[4] => Add0.IN20
DataBusMemInput[4] => Mult0.IN3
DataBusMemInput[4] => Equal5.IN11
DataBusMemInput[4] => Div0.IN3
DataBusMemInput[4] => DataBusMemOutput.IN0
DataBusMemInput[4] => DataBusMemOutput.IN0
DataBusMemInput[4] => DataBusMemOutput.IN0
DataBusMemInput[4] => Mux33.IN34
DataBusMemInput[4] => Mux33.IN10
DataBusMemInput[4] => Add2.IN20
DataBusMemInput[5] => LessThan0.IN3
DataBusMemInput[5] => Equal1.IN2
DataBusMemInput[5] => Add0.IN19
DataBusMemInput[5] => Mult0.IN2
DataBusMemInput[5] => Equal5.IN10
DataBusMemInput[5] => Div0.IN2
DataBusMemInput[5] => DataBusMemOutput.IN0
DataBusMemInput[5] => DataBusMemOutput.IN0
DataBusMemInput[5] => DataBusMemOutput.IN0
DataBusMemInput[5] => Mux34.IN34
DataBusMemInput[5] => Mux34.IN10
DataBusMemInput[5] => Add2.IN19
DataBusMemInput[6] => LessThan0.IN2
DataBusMemInput[6] => Equal1.IN1
DataBusMemInput[6] => Add0.IN18
DataBusMemInput[6] => Mult0.IN1
DataBusMemInput[6] => Equal5.IN9
DataBusMemInput[6] => Div0.IN1
DataBusMemInput[6] => DataBusMemOutput.IN0
DataBusMemInput[6] => DataBusMemOutput.IN0
DataBusMemInput[6] => DataBusMemOutput.IN0
DataBusMemInput[6] => Mux35.IN34
DataBusMemInput[6] => Mux35.IN10
DataBusMemInput[6] => Add2.IN18
DataBusMemInput[7] => LessThan0.IN1
DataBusMemInput[7] => Equal1.IN0
DataBusMemInput[7] => Add0.IN9
DataBusMemInput[7] => Add0.IN10
DataBusMemInput[7] => Add0.IN11
DataBusMemInput[7] => Add0.IN12
DataBusMemInput[7] => Add0.IN13
DataBusMemInput[7] => Add0.IN14
DataBusMemInput[7] => Add0.IN15
DataBusMemInput[7] => Add0.IN16
DataBusMemInput[7] => Add0.IN17
DataBusMemInput[7] => Mult0.IN0
DataBusMemInput[7] => Equal5.IN8
DataBusMemInput[7] => Div0.IN0
DataBusMemInput[7] => DataBusMemOutput.IN0
DataBusMemInput[7] => DataBusMemOutput.IN0
DataBusMemInput[7] => DataBusMemOutput.IN0
DataBusMemInput[7] => Mux36.IN34
DataBusMemInput[7] => Mux36.IN10
DataBusMemInput[7] => Add2.IN9
DataBusMemInput[7] => Add2.IN10
DataBusMemInput[7] => Add2.IN11
DataBusMemInput[7] => Add2.IN12
DataBusMemInput[7] => Add2.IN13
DataBusMemInput[7] => Add2.IN14
DataBusMemInput[7] => Add2.IN15
DataBusMemInput[7] => Add2.IN16
DataBusMemInput[7] => Add2.IN17
DataBusReg[0] => LessThan0.IN16
DataBusReg[0] => Equal1.IN15
DataBusReg[0] => Equal2.IN7
DataBusReg[0] => Add0.IN32
DataBusReg[0] => Add1.IN16
DataBusReg[0] => Add2.IN32
DataBusReg[0] => Add3.IN32
DataBusReg[0] => Mult0.IN15
DataBusReg[0] => Div0.IN15
DataBusReg[0] => DataBusMemOutput.IN1
DataBusReg[0] => DataBusMemOutput.IN1
DataBusReg[0] => DataBusMemOutput.IN1
DataBusReg[0] => Mux0.IN35
DataBusReg[1] => LessThan0.IN15
DataBusReg[1] => Equal1.IN14
DataBusReg[1] => Equal2.IN6
DataBusReg[1] => Add0.IN31
DataBusReg[1] => Add1.IN15
DataBusReg[1] => Add2.IN31
DataBusReg[1] => Add3.IN31
DataBusReg[1] => Mult0.IN14
DataBusReg[1] => Div0.IN14
DataBusReg[1] => DataBusMemOutput.IN1
DataBusReg[1] => DataBusMemOutput.IN1
DataBusReg[1] => DataBusMemOutput.IN1
DataBusReg[1] => Mux30.IN35
DataBusReg[2] => LessThan0.IN14
DataBusReg[2] => Equal1.IN13
DataBusReg[2] => Equal2.IN5
DataBusReg[2] => Add0.IN30
DataBusReg[2] => Add1.IN14
DataBusReg[2] => Add2.IN30
DataBusReg[2] => Add3.IN30
DataBusReg[2] => Mult0.IN13
DataBusReg[2] => Div0.IN13
DataBusReg[2] => DataBusMemOutput.IN1
DataBusReg[2] => DataBusMemOutput.IN1
DataBusReg[2] => DataBusMemOutput.IN1
DataBusReg[2] => Mux31.IN35
DataBusReg[3] => LessThan0.IN13
DataBusReg[3] => Equal1.IN12
DataBusReg[3] => Equal2.IN4
DataBusReg[3] => Add0.IN29
DataBusReg[3] => Add1.IN13
DataBusReg[3] => Add2.IN29
DataBusReg[3] => Add3.IN29
DataBusReg[3] => Mult0.IN12
DataBusReg[3] => Div0.IN12
DataBusReg[3] => DataBusMemOutput.IN1
DataBusReg[3] => DataBusMemOutput.IN1
DataBusReg[3] => DataBusMemOutput.IN1
DataBusReg[3] => Mux32.IN35
DataBusReg[4] => LessThan0.IN12
DataBusReg[4] => Equal1.IN11
DataBusReg[4] => Equal2.IN3
DataBusReg[4] => Add0.IN28
DataBusReg[4] => Add1.IN12
DataBusReg[4] => Add2.IN28
DataBusReg[4] => Add3.IN28
DataBusReg[4] => Mult0.IN11
DataBusReg[4] => Div0.IN11
DataBusReg[4] => DataBusMemOutput.IN1
DataBusReg[4] => DataBusMemOutput.IN1
DataBusReg[4] => DataBusMemOutput.IN1
DataBusReg[4] => Mux33.IN35
DataBusReg[5] => LessThan0.IN11
DataBusReg[5] => Equal1.IN10
DataBusReg[5] => Equal2.IN2
DataBusReg[5] => Add0.IN27
DataBusReg[5] => Add1.IN11
DataBusReg[5] => Add2.IN27
DataBusReg[5] => Add3.IN27
DataBusReg[5] => Mult0.IN10
DataBusReg[5] => Div0.IN10
DataBusReg[5] => DataBusMemOutput.IN1
DataBusReg[5] => DataBusMemOutput.IN1
DataBusReg[5] => DataBusMemOutput.IN1
DataBusReg[5] => Mux34.IN35
DataBusReg[6] => LessThan0.IN10
DataBusReg[6] => Equal1.IN9
DataBusReg[6] => Equal2.IN1
DataBusReg[6] => Add0.IN26
DataBusReg[6] => Add1.IN10
DataBusReg[6] => Add2.IN26
DataBusReg[6] => Add3.IN26
DataBusReg[6] => Mult0.IN9
DataBusReg[6] => Div0.IN9
DataBusReg[6] => DataBusMemOutput.IN1
DataBusReg[6] => DataBusMemOutput.IN1
DataBusReg[6] => DataBusMemOutput.IN1
DataBusReg[6] => Mux35.IN35
DataBusReg[7] => LessThan0.IN9
DataBusReg[7] => Equal1.IN8
DataBusReg[7] => Equal2.IN0
DataBusReg[7] => Add0.IN25
DataBusReg[7] => Add1.IN9
DataBusReg[7] => Add2.IN25
DataBusReg[7] => Add3.IN25
DataBusReg[7] => Mult0.IN8
DataBusReg[7] => Div0.IN8
DataBusReg[7] => DataBusMemOutput.IN1
DataBusReg[7] => DataBusMemOutput.IN1
DataBusReg[7] => DataBusMemOutput.IN1
DataBusReg[7] => Mux36.IN35
AddrBusMemInput[0] => Equal2.IN15
AddrBusMemInput[0] => Add1.IN32
AddrBusMemInput[0] => Mux0.IN36
AddrBusMemInput[0] => Add3.IN24
AddrBusMemInput[1] => Equal2.IN14
AddrBusMemInput[1] => Add1.IN31
AddrBusMemInput[1] => Mux30.IN36
AddrBusMemInput[1] => Add3.IN23
AddrBusMemInput[2] => Equal2.IN13
AddrBusMemInput[2] => Add1.IN30
AddrBusMemInput[2] => Mux31.IN36
AddrBusMemInput[2] => Add3.IN22
AddrBusMemInput[3] => Equal2.IN12
AddrBusMemInput[3] => Add1.IN29
AddrBusMemInput[3] => Mux32.IN36
AddrBusMemInput[3] => Add3.IN21
AddrBusMemInput[4] => Equal2.IN11
AddrBusMemInput[4] => Add1.IN28
AddrBusMemInput[4] => Mux33.IN36
AddrBusMemInput[4] => Add3.IN20
AddrBusMemInput[5] => Equal2.IN10
AddrBusMemInput[5] => Add1.IN27
AddrBusMemInput[5] => Mux34.IN36
AddrBusMemInput[5] => Add3.IN19
AddrBusMemInput[6] => Equal2.IN9
AddrBusMemInput[6] => Add1.IN26
AddrBusMemInput[6] => Mux35.IN36
AddrBusMemInput[6] => Add3.IN18
AddrBusMemInput[7] => Equal2.IN8
AddrBusMemInput[7] => Add1.IN17
AddrBusMemInput[7] => Add1.IN18
AddrBusMemInput[7] => Add1.IN19
AddrBusMemInput[7] => Add1.IN20
AddrBusMemInput[7] => Add1.IN21
AddrBusMemInput[7] => Add1.IN22
AddrBusMemInput[7] => Add1.IN23
AddrBusMemInput[7] => Add1.IN24
AddrBusMemInput[7] => Add1.IN25
AddrBusMemInput[7] => Mux36.IN36
AddrBusMemInput[7] => Add3.IN9
AddrBusMemInput[7] => Add3.IN10
AddrBusMemInput[7] => Add3.IN11
AddrBusMemInput[7] => Add3.IN12
AddrBusMemInput[7] => Add3.IN13
AddrBusMemInput[7] => Add3.IN14
AddrBusMemInput[7] => Add3.IN15
AddrBusMemInput[7] => Add3.IN16
AddrBusMemInput[7] => Add3.IN17
AddrBusMemInput[8] => ~NO_FANOUT~
AddrBusMemInput[9] => ~NO_FANOUT~
DataBusMemOutput[0] <= DataBusMemOutput[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[1] <= DataBusMemOutput[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[2] <= DataBusMemOutput[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[3] <= DataBusMemOutput[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[4] <= DataBusMemOutput[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[5] <= DataBusMemOutput[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[6] <= DataBusMemOutput[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[7] <= DataBusMemOutput[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
SkipProgram <= SkipProgram$latch.DB_MAX_OUTPUT_PORT_TYPE
NSelOut <= NSelOut$latch.DB_MAX_OUTPUT_PORT_TYPE
TooBigResult <= TooBigResult$latch.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|CU:i_CU
TinyClock => PC[0].CLK
TinyClock => PC[1].CLK
TinyClock => PC[2].CLK
TinyClock => PC[3].CLK
TinyClock => PC[4].CLK
TinyClock => PC[5].CLK
TinyClock => PC[6].CLK
TinyClock => PC[7].CLK
TinyClock => ConBusALU[0]~reg0.CLK
TinyClock => ConBusALU[1]~reg0.CLK
TinyClock => ConBusALU[2]~reg0.CLK
TinyClock => ConBusALU[3]~reg0.CLK
TinyClock => ConBusALU[4]~reg0.CLK
TinyClock => EnRamInput~reg0.CLK
TinyClock => AddrBusMemInput[0]~reg0.CLK
TinyClock => AddrBusMemInput[1]~reg0.CLK
TinyClock => AddrBusMemInput[2]~reg0.CLK
TinyClock => AddrBusMemInput[3]~reg0.CLK
TinyClock => AddrBusMemInput[4]~reg0.CLK
TinyClock => AddrBusMemInput[5]~reg0.CLK
TinyClock => AddrBusMemInput[6]~reg0.CLK
TinyClock => AddrBusMemInput[7]~reg0.CLK
TinyClock => AddrBusMemInput[8]~reg0.CLK
TinyClock => AddrBusMemInput[9]~reg0.CLK
TinyClock => AddrBusReg[0]~reg0.CLK
TinyClock => AddrBusReg[1]~reg0.CLK
TinyClock => AddrBusReg[2]~reg0.CLK
TinyClock => AddrBusReg[3]~reg0.CLK
TinyClock => AddrBusReg[4]~reg0.CLK
TinyClock => EnRamOutput~reg0.CLK
TinyClock => AddrBusMemOutput[0]~reg0.CLK
TinyClock => AddrBusMemOutput[1]~reg0.CLK
TinyClock => AddrBusMemOutput[2]~reg0.CLK
TinyClock => AddrBusMemOutput[3]~reg0.CLK
TinyClock => AddrBusMemOutput[4]~reg0.CLK
TinyClock => AddrBusMemOutput[5]~reg0.CLK
TinyClock => AddrBusMemOutput[6]~reg0.CLK
TinyClock => AddrBusMemOutput[7]~reg0.CLK
TinyClock => AddrBusMemOutput[8]~reg0.CLK
TinyClock => AddrBusMemOutput[9]~reg0.CLK
TinyClock => OPCODE[0].CLK
TinyClock => OPCODE[1].CLK
TinyClock => OPCODE[2].CLK
TinyClock => OPCODE[3].CLK
TinyClock => OPCODE[4].CLK
TinyClock => IR[0].CLK
TinyClock => IR[1].CLK
TinyClock => IR[2].CLK
TinyClock => IR[3].CLK
TinyClock => IR[4].CLK
TinyClock => IR[5].CLK
TinyClock => IR[6].CLK
TinyClock => IR[7].CLK
TinyClock => IR[8].CLK
TinyClock => IR[9].CLK
TinyClock => IR[10].CLK
TinyClock => IR[11].CLK
TinyClock => IR[12].CLK
TinyClock => IR[13].CLK
TinyClock => IR[14].CLK
TinyClock => IR[15].CLK
TinyClock => IR[16].CLK
TinyClock => IR[17].CLK
TinyClock => IR[18].CLK
TinyClock => IR[19].CLK
TinyClock => IR[20].CLK
TinyClock => IR[21].CLK
TinyClock => IR[22].CLK
TinyClock => IR[23].CLK
TinyClock => IR[24].CLK
TinyClock => IR[25].CLK
TinyClock => IR[26].CLK
TinyClock => IR[27].CLK
TinyClock => IR[28].CLK
TinyClock => IR[29].CLK
TinyClock => IR[30].CLK
TinyClock => IR[31].CLK
TinyClock => AddrBusProgram[0]~reg0.CLK
TinyClock => AddrBusProgram[1]~reg0.CLK
TinyClock => AddrBusProgram[2]~reg0.CLK
TinyClock => AddrBusProgram[3]~reg0.CLK
TinyClock => AddrBusProgram[4]~reg0.CLK
TinyClock => AddrBusProgram[5]~reg0.CLK
TinyClock => AddrBusProgram[6]~reg0.CLK
TinyClock => AddrBusProgram[7]~reg0.CLK
HugeClock => ~NO_FANOUT~
ClockCycle[0] => Mux13.IN2
ClockCycle[0] => Mux14.IN2
ClockCycle[0] => Mux15.IN2
ClockCycle[0] => Mux16.IN2
ClockCycle[0] => Mux17.IN2
ClockCycle[0] => Mux18.IN2
ClockCycle[0] => Mux19.IN2
ClockCycle[0] => Mux20.IN2
ClockCycle[0] => Mux21.IN2
ClockCycle[0] => Mux22.IN2
ClockCycle[0] => Mux23.IN2
ClockCycle[0] => Mux24.IN2
ClockCycle[0] => Mux25.IN2
ClockCycle[0] => Mux26.IN2
ClockCycle[0] => Mux27.IN2
ClockCycle[0] => Mux28.IN2
ClockCycle[0] => Mux29.IN2
ClockCycle[0] => Mux30.IN2
ClockCycle[0] => Mux31.IN2
ClockCycle[0] => Mux32.IN2
ClockCycle[0] => Mux33.IN2
ClockCycle[0] => Mux34.IN2
ClockCycle[0] => Mux35.IN2
ClockCycle[0] => Mux36.IN2
ClockCycle[0] => Mux37.IN2
ClockCycle[0] => Mux38.IN2
ClockCycle[0] => Mux39.IN2
ClockCycle[0] => Mux40.IN2
ClockCycle[0] => Mux41.IN2
ClockCycle[0] => Mux42.IN2
ClockCycle[0] => Mux43.IN2
ClockCycle[0] => Mux44.IN2
ClockCycle[0] => Mux45.IN2
ClockCycle[0] => Mux46.IN2
ClockCycle[0] => Mux47.IN2
ClockCycle[0] => Mux48.IN2
ClockCycle[0] => Mux49.IN2
ClockCycle[0] => Mux50.IN2
ClockCycle[0] => Mux51.IN2
ClockCycle[0] => Mux52.IN2
ClockCycle[0] => Mux53.IN2
ClockCycle[0] => Mux54.IN2
ClockCycle[0] => Mux55.IN2
ClockCycle[0] => Mux56.IN2
ClockCycle[0] => Mux57.IN2
ClockCycle[0] => Mux58.IN2
ClockCycle[0] => Mux59.IN2
ClockCycle[0] => Mux60.IN2
ClockCycle[0] => Mux61.IN2
ClockCycle[0] => Mux62.IN2
ClockCycle[0] => Mux63.IN2
ClockCycle[0] => Mux64.IN2
ClockCycle[0] => Mux65.IN2
ClockCycle[0] => Mux66.IN2
ClockCycle[0] => Mux67.IN2
ClockCycle[0] => Mux68.IN2
ClockCycle[0] => Mux69.IN2
ClockCycle[0] => Mux70.IN2
ClockCycle[0] => Mux71.IN2
ClockCycle[0] => Mux72.IN2
ClockCycle[0] => Mux73.IN2
ClockCycle[0] => Mux74.IN2
ClockCycle[0] => Mux75.IN2
ClockCycle[0] => Mux76.IN2
ClockCycle[0] => Mux77.IN2
ClockCycle[0] => Mux78.IN2
ClockCycle[0] => Mux79.IN2
ClockCycle[0] => Mux80.IN2
ClockCycle[0] => Mux81.IN2
ClockCycle[0] => Mux82.IN2
ClockCycle[0] => Mux83.IN2
ClockCycle[0] => Mux84.IN2
ClockCycle[0] => Mux85.IN3
ClockCycle[0] => Mux86.IN3
ClockCycle[0] => Mux87.IN3
ClockCycle[0] => Mux88.IN3
ClockCycle[0] => Mux89.IN3
ClockCycle[0] => Mux90.IN4
ClockCycle[0] => Mux91.IN4
ClockCycle[0] => Mux92.IN4
ClockCycle[0] => Mux93.IN4
ClockCycle[0] => Mux94.IN4
ClockCycle[0] => Mux95.IN4
ClockCycle[0] => Mux96.IN4
ClockCycle[0] => Mux97.IN4
ClockCycle[1] => Mux13.IN1
ClockCycle[1] => Mux14.IN1
ClockCycle[1] => Mux15.IN1
ClockCycle[1] => Mux16.IN1
ClockCycle[1] => Mux17.IN1
ClockCycle[1] => Mux18.IN1
ClockCycle[1] => Mux19.IN1
ClockCycle[1] => Mux20.IN1
ClockCycle[1] => Mux21.IN1
ClockCycle[1] => Mux22.IN1
ClockCycle[1] => Mux23.IN1
ClockCycle[1] => Mux24.IN1
ClockCycle[1] => Mux25.IN1
ClockCycle[1] => Mux26.IN1
ClockCycle[1] => Mux27.IN1
ClockCycle[1] => Mux28.IN1
ClockCycle[1] => Mux29.IN1
ClockCycle[1] => Mux30.IN1
ClockCycle[1] => Mux31.IN1
ClockCycle[1] => Mux32.IN1
ClockCycle[1] => Mux33.IN1
ClockCycle[1] => Mux34.IN1
ClockCycle[1] => Mux35.IN1
ClockCycle[1] => Mux36.IN1
ClockCycle[1] => Mux37.IN1
ClockCycle[1] => Mux38.IN1
ClockCycle[1] => Mux39.IN1
ClockCycle[1] => Mux40.IN1
ClockCycle[1] => Mux41.IN1
ClockCycle[1] => Mux42.IN1
ClockCycle[1] => Mux43.IN1
ClockCycle[1] => Mux44.IN1
ClockCycle[1] => Mux45.IN1
ClockCycle[1] => Mux46.IN1
ClockCycle[1] => Mux47.IN1
ClockCycle[1] => Mux48.IN1
ClockCycle[1] => Mux49.IN1
ClockCycle[1] => Mux50.IN1
ClockCycle[1] => Mux51.IN1
ClockCycle[1] => Mux52.IN1
ClockCycle[1] => Mux53.IN1
ClockCycle[1] => Mux54.IN1
ClockCycle[1] => Mux55.IN1
ClockCycle[1] => Mux56.IN1
ClockCycle[1] => Mux57.IN1
ClockCycle[1] => Mux58.IN1
ClockCycle[1] => Mux59.IN1
ClockCycle[1] => Mux60.IN1
ClockCycle[1] => Mux61.IN1
ClockCycle[1] => Mux62.IN1
ClockCycle[1] => Mux63.IN1
ClockCycle[1] => Mux64.IN1
ClockCycle[1] => Mux65.IN1
ClockCycle[1] => Mux66.IN1
ClockCycle[1] => Mux67.IN1
ClockCycle[1] => Mux68.IN1
ClockCycle[1] => Mux69.IN1
ClockCycle[1] => Mux70.IN1
ClockCycle[1] => Mux71.IN1
ClockCycle[1] => Mux72.IN1
ClockCycle[1] => Mux73.IN1
ClockCycle[1] => Mux74.IN1
ClockCycle[1] => Mux75.IN1
ClockCycle[1] => Mux76.IN1
ClockCycle[1] => Mux77.IN1
ClockCycle[1] => Mux78.IN1
ClockCycle[1] => Mux79.IN1
ClockCycle[1] => Mux80.IN1
ClockCycle[1] => Mux81.IN1
ClockCycle[1] => Mux82.IN1
ClockCycle[1] => Mux83.IN1
ClockCycle[1] => Mux84.IN1
ClockCycle[1] => Mux85.IN2
ClockCycle[1] => Mux86.IN2
ClockCycle[1] => Mux87.IN2
ClockCycle[1] => Mux88.IN2
ClockCycle[1] => Mux89.IN2
ClockCycle[1] => Mux90.IN3
ClockCycle[1] => Mux91.IN3
ClockCycle[1] => Mux92.IN3
ClockCycle[1] => Mux93.IN3
ClockCycle[1] => Mux94.IN3
ClockCycle[1] => Mux95.IN3
ClockCycle[1] => Mux96.IN3
ClockCycle[1] => Mux97.IN3
ClockCycle[2] => Mux13.IN0
ClockCycle[2] => Mux14.IN0
ClockCycle[2] => Mux15.IN0
ClockCycle[2] => Mux16.IN0
ClockCycle[2] => Mux17.IN0
ClockCycle[2] => Mux18.IN0
ClockCycle[2] => Mux19.IN0
ClockCycle[2] => Mux20.IN0
ClockCycle[2] => Mux21.IN0
ClockCycle[2] => Mux22.IN0
ClockCycle[2] => Mux23.IN0
ClockCycle[2] => Mux24.IN0
ClockCycle[2] => Mux25.IN0
ClockCycle[2] => Mux26.IN0
ClockCycle[2] => Mux27.IN0
ClockCycle[2] => Mux28.IN0
ClockCycle[2] => Mux29.IN0
ClockCycle[2] => Mux30.IN0
ClockCycle[2] => Mux31.IN0
ClockCycle[2] => Mux32.IN0
ClockCycle[2] => Mux33.IN0
ClockCycle[2] => Mux34.IN0
ClockCycle[2] => Mux35.IN0
ClockCycle[2] => Mux36.IN0
ClockCycle[2] => Mux37.IN0
ClockCycle[2] => Mux38.IN0
ClockCycle[2] => Mux39.IN0
ClockCycle[2] => Mux40.IN0
ClockCycle[2] => Mux41.IN0
ClockCycle[2] => Mux42.IN0
ClockCycle[2] => Mux43.IN0
ClockCycle[2] => Mux44.IN0
ClockCycle[2] => Mux45.IN0
ClockCycle[2] => Mux46.IN0
ClockCycle[2] => Mux47.IN0
ClockCycle[2] => Mux48.IN0
ClockCycle[2] => Mux49.IN0
ClockCycle[2] => Mux50.IN0
ClockCycle[2] => Mux51.IN0
ClockCycle[2] => Mux52.IN0
ClockCycle[2] => Mux53.IN0
ClockCycle[2] => Mux54.IN0
ClockCycle[2] => Mux55.IN0
ClockCycle[2] => Mux56.IN0
ClockCycle[2] => Mux57.IN0
ClockCycle[2] => Mux58.IN0
ClockCycle[2] => Mux59.IN0
ClockCycle[2] => Mux60.IN0
ClockCycle[2] => Mux61.IN0
ClockCycle[2] => Mux62.IN0
ClockCycle[2] => Mux63.IN0
ClockCycle[2] => Mux64.IN0
ClockCycle[2] => Mux65.IN0
ClockCycle[2] => Mux66.IN0
ClockCycle[2] => Mux67.IN0
ClockCycle[2] => Mux68.IN0
ClockCycle[2] => Mux69.IN0
ClockCycle[2] => Mux70.IN0
ClockCycle[2] => Mux71.IN0
ClockCycle[2] => Mux72.IN0
ClockCycle[2] => Mux73.IN0
ClockCycle[2] => Mux74.IN0
ClockCycle[2] => Mux75.IN0
ClockCycle[2] => Mux76.IN0
ClockCycle[2] => Mux77.IN0
ClockCycle[2] => Mux78.IN0
ClockCycle[2] => Mux79.IN0
ClockCycle[2] => Mux80.IN0
ClockCycle[2] => Mux81.IN0
ClockCycle[2] => Mux82.IN0
ClockCycle[2] => Mux83.IN0
ClockCycle[2] => Mux84.IN0
ClockCycle[2] => Mux85.IN1
ClockCycle[2] => Mux86.IN1
ClockCycle[2] => Mux87.IN1
ClockCycle[2] => Mux88.IN1
ClockCycle[2] => Mux89.IN1
ClockCycle[2] => Mux90.IN2
ClockCycle[2] => Mux91.IN2
ClockCycle[2] => Mux92.IN2
ClockCycle[2] => Mux93.IN2
ClockCycle[2] => Mux94.IN2
ClockCycle[2] => Mux95.IN2
ClockCycle[2] => Mux96.IN2
ClockCycle[2] => Mux97.IN2
DataBusProgram[0] => Mux52.IN3
DataBusProgram[1] => Mux51.IN3
DataBusProgram[2] => Mux50.IN3
DataBusProgram[3] => Mux49.IN3
DataBusProgram[4] => Mux48.IN3
DataBusProgram[5] => Mux47.IN3
DataBusProgram[6] => Mux46.IN3
DataBusProgram[7] => Mux45.IN3
DataBusProgram[8] => Mux44.IN3
DataBusProgram[9] => Mux43.IN3
DataBusProgram[10] => Mux42.IN3
DataBusProgram[11] => Mux41.IN3
DataBusProgram[12] => Mux40.IN3
DataBusProgram[13] => Mux39.IN3
DataBusProgram[14] => Mux38.IN3
DataBusProgram[15] => Mux37.IN3
DataBusProgram[16] => Mux36.IN3
DataBusProgram[17] => Mux35.IN3
DataBusProgram[18] => Mux34.IN3
DataBusProgram[19] => Mux33.IN3
DataBusProgram[20] => Mux32.IN3
DataBusProgram[21] => Mux31.IN3
DataBusProgram[22] => Mux30.IN3
DataBusProgram[23] => Mux29.IN3
DataBusProgram[24] => Mux28.IN3
DataBusProgram[25] => Mux27.IN3
DataBusProgram[26] => Mux26.IN3
DataBusProgram[27] => Mux25.IN3
DataBusProgram[28] => Mux24.IN3
DataBusProgram[29] => Mux23.IN3
DataBusProgram[30] => Mux22.IN3
DataBusProgram[31] => Mux21.IN3
AddrBusProgram[0] <= AddrBusProgram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[1] <= AddrBusProgram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[2] <= AddrBusProgram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[3] <= AddrBusProgram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[4] <= AddrBusProgram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[5] <= AddrBusProgram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[6] <= AddrBusProgram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[7] <= AddrBusProgram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusReg[0] <= AddrBusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusReg[1] <= AddrBusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusReg[2] <= AddrBusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusReg[3] <= AddrBusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusReg[4] <= AddrBusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[0] <= AddrBusMemInput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[1] <= AddrBusMemInput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[2] <= AddrBusMemInput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[3] <= AddrBusMemInput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[4] <= AddrBusMemInput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[5] <= AddrBusMemInput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[6] <= AddrBusMemInput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[7] <= AddrBusMemInput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[8] <= AddrBusMemInput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemInput[9] <= AddrBusMemInput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[0] <= AddrBusMemOutput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[1] <= AddrBusMemOutput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[2] <= AddrBusMemOutput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[3] <= AddrBusMemOutput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[4] <= AddrBusMemOutput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[5] <= AddrBusMemOutput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[6] <= AddrBusMemOutput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[7] <= AddrBusMemOutput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[8] <= AddrBusMemOutput[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusMemOutput[9] <= AddrBusMemOutput[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnRamInput <= EnRamInput~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnRamOutput <= EnRamOutput~reg0.DB_MAX_OUTPUT_PORT_TYPE
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
SkipProgram => PC.OUTPUTSELECT
ConBusALU[0] <= ConBusALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ConBusALU[1] <= ConBusALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ConBusALU[2] <= ConBusALU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ConBusALU[3] <= ConBusALU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ConBusALU[4] <= ConBusALU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|ProgramCode:i_ProgramCode
TinyClock => DataBusProgram[0]~reg0.CLK
TinyClock => DataBusProgram[1]~reg0.CLK
TinyClock => DataBusProgram[2]~reg0.CLK
TinyClock => DataBusProgram[3]~reg0.CLK
TinyClock => DataBusProgram[4]~reg0.CLK
TinyClock => DataBusProgram[5]~reg0.CLK
TinyClock => DataBusProgram[6]~reg0.CLK
TinyClock => DataBusProgram[7]~reg0.CLK
TinyClock => DataBusProgram[8]~reg0.CLK
TinyClock => DataBusProgram[9]~reg0.CLK
TinyClock => DataBusProgram[10]~reg0.CLK
TinyClock => DataBusProgram[11]~reg0.CLK
TinyClock => DataBusProgram[12]~reg0.CLK
TinyClock => DataBusProgram[13]~reg0.CLK
TinyClock => DataBusProgram[14]~reg0.CLK
TinyClock => DataBusProgram[15]~reg0.CLK
TinyClock => DataBusProgram[16]~reg0.CLK
TinyClock => DataBusProgram[17]~reg0.CLK
TinyClock => DataBusProgram[18]~reg0.CLK
TinyClock => DataBusProgram[19]~reg0.CLK
TinyClock => DataBusProgram[20]~reg0.CLK
TinyClock => DataBusProgram[21]~reg0.CLK
TinyClock => DataBusProgram[22]~reg0.CLK
TinyClock => DataBusProgram[23]~reg0.CLK
TinyClock => DataBusProgram[24]~reg0.CLK
TinyClock => DataBusProgram[25]~reg0.CLK
TinyClock => DataBusProgram[26]~reg0.CLK
TinyClock => DataBusProgram[27]~reg0.CLK
TinyClock => DataBusProgram[28]~reg0.CLK
TinyClock => DataBusProgram[29]~reg0.CLK
TinyClock => DataBusProgram[30]~reg0.CLK
TinyClock => DataBusProgram[31]~reg0.CLK
DataBusProgram[0] <= DataBusProgram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[1] <= DataBusProgram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[2] <= DataBusProgram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[3] <= DataBusProgram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[4] <= DataBusProgram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[5] <= DataBusProgram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[6] <= DataBusProgram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[7] <= DataBusProgram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[8] <= DataBusProgram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[9] <= DataBusProgram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[10] <= DataBusProgram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[11] <= DataBusProgram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[12] <= DataBusProgram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[13] <= DataBusProgram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[14] <= DataBusProgram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[15] <= DataBusProgram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[16] <= DataBusProgram[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[17] <= DataBusProgram[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[18] <= DataBusProgram[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[19] <= DataBusProgram[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[20] <= DataBusProgram[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[21] <= DataBusProgram[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[22] <= DataBusProgram[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[23] <= DataBusProgram[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[24] <= DataBusProgram[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[25] <= DataBusProgram[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[26] <= DataBusProgram[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[27] <= DataBusProgram[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[28] <= DataBusProgram[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[29] <= DataBusProgram[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[30] <= DataBusProgram[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusProgram[31] <= DataBusProgram[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddrBusProgram[0] => Mux0.IN263
AddrBusProgram[0] => Mux1.IN263
AddrBusProgram[0] => Mux2.IN263
AddrBusProgram[0] => Mux3.IN263
AddrBusProgram[0] => Mux4.IN263
AddrBusProgram[0] => Mux5.IN263
AddrBusProgram[0] => Mux6.IN263
AddrBusProgram[0] => Mux7.IN263
AddrBusProgram[0] => Mux8.IN263
AddrBusProgram[0] => Mux9.IN263
AddrBusProgram[0] => Mux10.IN263
AddrBusProgram[0] => Mux11.IN263
AddrBusProgram[0] => Mux12.IN263
AddrBusProgram[0] => Mux13.IN263
AddrBusProgram[0] => Mux14.IN263
AddrBusProgram[0] => Mux15.IN263
AddrBusProgram[1] => Mux0.IN262
AddrBusProgram[1] => Mux1.IN262
AddrBusProgram[1] => Mux2.IN262
AddrBusProgram[1] => Mux3.IN262
AddrBusProgram[1] => Mux4.IN262
AddrBusProgram[1] => Mux5.IN262
AddrBusProgram[1] => Mux6.IN262
AddrBusProgram[1] => Mux7.IN262
AddrBusProgram[1] => Mux8.IN262
AddrBusProgram[1] => Mux9.IN262
AddrBusProgram[1] => Mux10.IN262
AddrBusProgram[1] => Mux11.IN262
AddrBusProgram[1] => Mux12.IN262
AddrBusProgram[1] => Mux13.IN262
AddrBusProgram[1] => Mux14.IN262
AddrBusProgram[1] => Mux15.IN262
AddrBusProgram[2] => Mux0.IN261
AddrBusProgram[2] => Mux1.IN261
AddrBusProgram[2] => Mux2.IN261
AddrBusProgram[2] => Mux3.IN261
AddrBusProgram[2] => Mux4.IN261
AddrBusProgram[2] => Mux5.IN261
AddrBusProgram[2] => Mux6.IN261
AddrBusProgram[2] => Mux7.IN261
AddrBusProgram[2] => Mux8.IN261
AddrBusProgram[2] => Mux9.IN261
AddrBusProgram[2] => Mux10.IN261
AddrBusProgram[2] => Mux11.IN261
AddrBusProgram[2] => Mux12.IN261
AddrBusProgram[2] => Mux13.IN261
AddrBusProgram[2] => Mux14.IN261
AddrBusProgram[2] => Mux15.IN261
AddrBusProgram[3] => Mux0.IN260
AddrBusProgram[3] => Mux1.IN260
AddrBusProgram[3] => Mux2.IN260
AddrBusProgram[3] => Mux3.IN260
AddrBusProgram[3] => Mux4.IN260
AddrBusProgram[3] => Mux5.IN260
AddrBusProgram[3] => Mux6.IN260
AddrBusProgram[3] => Mux7.IN260
AddrBusProgram[3] => Mux8.IN260
AddrBusProgram[3] => Mux9.IN260
AddrBusProgram[3] => Mux10.IN260
AddrBusProgram[3] => Mux11.IN260
AddrBusProgram[3] => Mux12.IN260
AddrBusProgram[3] => Mux13.IN260
AddrBusProgram[3] => Mux14.IN260
AddrBusProgram[3] => Mux15.IN260
AddrBusProgram[4] => Mux0.IN259
AddrBusProgram[4] => Mux1.IN259
AddrBusProgram[4] => Mux2.IN259
AddrBusProgram[4] => Mux3.IN259
AddrBusProgram[4] => Mux4.IN259
AddrBusProgram[4] => Mux5.IN259
AddrBusProgram[4] => Mux6.IN259
AddrBusProgram[4] => Mux7.IN259
AddrBusProgram[4] => Mux8.IN259
AddrBusProgram[4] => Mux9.IN259
AddrBusProgram[4] => Mux10.IN259
AddrBusProgram[4] => Mux11.IN259
AddrBusProgram[4] => Mux12.IN259
AddrBusProgram[4] => Mux13.IN259
AddrBusProgram[4] => Mux14.IN259
AddrBusProgram[4] => Mux15.IN259
AddrBusProgram[5] => Mux0.IN258
AddrBusProgram[5] => Mux1.IN258
AddrBusProgram[5] => Mux2.IN258
AddrBusProgram[5] => Mux3.IN258
AddrBusProgram[5] => Mux4.IN258
AddrBusProgram[5] => Mux5.IN258
AddrBusProgram[5] => Mux6.IN258
AddrBusProgram[5] => Mux7.IN258
AddrBusProgram[5] => Mux8.IN258
AddrBusProgram[5] => Mux9.IN258
AddrBusProgram[5] => Mux10.IN258
AddrBusProgram[5] => Mux11.IN258
AddrBusProgram[5] => Mux12.IN258
AddrBusProgram[5] => Mux13.IN258
AddrBusProgram[5] => Mux14.IN258
AddrBusProgram[5] => Mux15.IN258
AddrBusProgram[6] => Mux0.IN257
AddrBusProgram[6] => Mux1.IN257
AddrBusProgram[6] => Mux2.IN257
AddrBusProgram[6] => Mux3.IN257
AddrBusProgram[6] => Mux4.IN257
AddrBusProgram[6] => Mux5.IN257
AddrBusProgram[6] => Mux6.IN257
AddrBusProgram[6] => Mux7.IN257
AddrBusProgram[6] => Mux8.IN257
AddrBusProgram[6] => Mux9.IN257
AddrBusProgram[6] => Mux10.IN257
AddrBusProgram[6] => Mux11.IN257
AddrBusProgram[6] => Mux12.IN257
AddrBusProgram[6] => Mux13.IN257
AddrBusProgram[6] => Mux14.IN257
AddrBusProgram[6] => Mux15.IN257
AddrBusProgram[7] => Mux0.IN256
AddrBusProgram[7] => Mux1.IN256
AddrBusProgram[7] => Mux2.IN256
AddrBusProgram[7] => Mux3.IN256
AddrBusProgram[7] => Mux4.IN256
AddrBusProgram[7] => Mux5.IN256
AddrBusProgram[7] => Mux6.IN256
AddrBusProgram[7] => Mux7.IN256
AddrBusProgram[7] => Mux8.IN256
AddrBusProgram[7] => Mux9.IN256
AddrBusProgram[7] => Mux10.IN256
AddrBusProgram[7] => Mux11.IN256
AddrBusProgram[7] => Mux12.IN256
AddrBusProgram[7] => Mux13.IN256
AddrBusProgram[7] => Mux14.IN256
AddrBusProgram[7] => Mux15.IN256
ClockCycle[0] => Equal0.IN5
ClockCycle[1] => Equal0.IN4
ClockCycle[2] => Equal0.IN3


|TestBench|Memory:i_Memory
TinyClock => RAM~18.CLK
TinyClock => RAM~0.CLK
TinyClock => RAM~1.CLK
TinyClock => RAM~2.CLK
TinyClock => RAM~3.CLK
TinyClock => RAM~4.CLK
TinyClock => RAM~5.CLK
TinyClock => RAM~6.CLK
TinyClock => RAM~7.CLK
TinyClock => RAM~8.CLK
TinyClock => RAM~9.CLK
TinyClock => RAM~10.CLK
TinyClock => RAM~11.CLK
TinyClock => RAM~12.CLK
TinyClock => RAM~13.CLK
TinyClock => RAM~14.CLK
TinyClock => RAM~15.CLK
TinyClock => RAM~16.CLK
TinyClock => RAM~17.CLK
TinyClock => REG[0][0].CLK
TinyClock => REG[0][1].CLK
TinyClock => REG[0][2].CLK
TinyClock => REG[0][3].CLK
TinyClock => REG[0][4].CLK
TinyClock => REG[0][5].CLK
TinyClock => REG[0][6].CLK
TinyClock => REG[0][7].CLK
TinyClock => REG[1][0].CLK
TinyClock => REG[1][1].CLK
TinyClock => REG[1][2].CLK
TinyClock => REG[1][3].CLK
TinyClock => REG[1][4].CLK
TinyClock => REG[1][5].CLK
TinyClock => REG[1][6].CLK
TinyClock => REG[1][7].CLK
TinyClock => REG[2][0].CLK
TinyClock => REG[2][1].CLK
TinyClock => REG[2][2].CLK
TinyClock => REG[2][3].CLK
TinyClock => REG[2][4].CLK
TinyClock => REG[2][5].CLK
TinyClock => REG[2][6].CLK
TinyClock => REG[2][7].CLK
TinyClock => REG[3][0].CLK
TinyClock => REG[3][1].CLK
TinyClock => REG[3][2].CLK
TinyClock => REG[3][3].CLK
TinyClock => REG[3][4].CLK
TinyClock => REG[3][5].CLK
TinyClock => REG[3][6].CLK
TinyClock => REG[3][7].CLK
TinyClock => REG[4][0].CLK
TinyClock => REG[4][1].CLK
TinyClock => REG[4][2].CLK
TinyClock => REG[4][3].CLK
TinyClock => REG[4][4].CLK
TinyClock => REG[4][5].CLK
TinyClock => REG[4][6].CLK
TinyClock => REG[4][7].CLK
TinyClock => REG[5][0].CLK
TinyClock => REG[5][1].CLK
TinyClock => REG[5][2].CLK
TinyClock => REG[5][3].CLK
TinyClock => REG[5][4].CLK
TinyClock => REG[5][5].CLK
TinyClock => REG[5][6].CLK
TinyClock => REG[5][7].CLK
TinyClock => REG[6][0].CLK
TinyClock => REG[6][1].CLK
TinyClock => REG[6][2].CLK
TinyClock => REG[6][3].CLK
TinyClock => REG[6][4].CLK
TinyClock => REG[6][5].CLK
TinyClock => REG[6][6].CLK
TinyClock => REG[6][7].CLK
TinyClock => REG[7][0].CLK
TinyClock => REG[7][1].CLK
TinyClock => REG[7][2].CLK
TinyClock => REG[7][3].CLK
TinyClock => REG[7][4].CLK
TinyClock => REG[7][5].CLK
TinyClock => REG[7][6].CLK
TinyClock => REG[7][7].CLK
TinyClock => REG[8][0].CLK
TinyClock => REG[8][1].CLK
TinyClock => REG[8][2].CLK
TinyClock => REG[8][3].CLK
TinyClock => REG[8][4].CLK
TinyClock => REG[8][5].CLK
TinyClock => REG[8][6].CLK
TinyClock => REG[8][7].CLK
TinyClock => REG[9][0].CLK
TinyClock => REG[9][1].CLK
TinyClock => REG[9][2].CLK
TinyClock => REG[9][3].CLK
TinyClock => REG[9][4].CLK
TinyClock => REG[9][5].CLK
TinyClock => REG[9][6].CLK
TinyClock => REG[9][7].CLK
TinyClock => REG[10][0].CLK
TinyClock => REG[10][1].CLK
TinyClock => REG[10][2].CLK
TinyClock => REG[10][3].CLK
TinyClock => REG[10][4].CLK
TinyClock => REG[10][5].CLK
TinyClock => REG[10][6].CLK
TinyClock => REG[10][7].CLK
TinyClock => REG[11][0].CLK
TinyClock => REG[11][1].CLK
TinyClock => REG[11][2].CLK
TinyClock => REG[11][3].CLK
TinyClock => REG[11][4].CLK
TinyClock => REG[11][5].CLK
TinyClock => REG[11][6].CLK
TinyClock => REG[11][7].CLK
TinyClock => REG[12][0].CLK
TinyClock => REG[12][1].CLK
TinyClock => REG[12][2].CLK
TinyClock => REG[12][3].CLK
TinyClock => REG[12][4].CLK
TinyClock => REG[12][5].CLK
TinyClock => REG[12][6].CLK
TinyClock => REG[12][7].CLK
TinyClock => REG[13][0].CLK
TinyClock => REG[13][1].CLK
TinyClock => REG[13][2].CLK
TinyClock => REG[13][3].CLK
TinyClock => REG[13][4].CLK
TinyClock => REG[13][5].CLK
TinyClock => REG[13][6].CLK
TinyClock => REG[13][7].CLK
TinyClock => REG[14][0].CLK
TinyClock => REG[14][1].CLK
TinyClock => REG[14][2].CLK
TinyClock => REG[14][3].CLK
TinyClock => REG[14][4].CLK
TinyClock => REG[14][5].CLK
TinyClock => REG[14][6].CLK
TinyClock => REG[14][7].CLK
TinyClock => REG[15][0].CLK
TinyClock => REG[15][1].CLK
TinyClock => REG[15][2].CLK
TinyClock => REG[15][3].CLK
TinyClock => REG[15][4].CLK
TinyClock => REG[15][5].CLK
TinyClock => REG[15][6].CLK
TinyClock => REG[15][7].CLK
TinyClock => REG[16][0].CLK
TinyClock => REG[16][1].CLK
TinyClock => REG[16][2].CLK
TinyClock => REG[16][3].CLK
TinyClock => REG[16][4].CLK
TinyClock => REG[16][5].CLK
TinyClock => REG[16][6].CLK
TinyClock => REG[16][7].CLK
TinyClock => REG[17][0].CLK
TinyClock => REG[17][1].CLK
TinyClock => REG[17][2].CLK
TinyClock => REG[17][3].CLK
TinyClock => REG[17][4].CLK
TinyClock => REG[17][5].CLK
TinyClock => REG[17][6].CLK
TinyClock => REG[17][7].CLK
TinyClock => REG[18][0].CLK
TinyClock => REG[18][1].CLK
TinyClock => REG[18][2].CLK
TinyClock => REG[18][3].CLK
TinyClock => REG[18][4].CLK
TinyClock => REG[18][5].CLK
TinyClock => REG[18][6].CLK
TinyClock => REG[18][7].CLK
TinyClock => REG[19][0].CLK
TinyClock => REG[19][1].CLK
TinyClock => REG[19][2].CLK
TinyClock => REG[19][3].CLK
TinyClock => REG[19][4].CLK
TinyClock => REG[19][5].CLK
TinyClock => REG[19][6].CLK
TinyClock => REG[19][7].CLK
TinyClock => REG[20][0].CLK
TinyClock => REG[20][1].CLK
TinyClock => REG[20][2].CLK
TinyClock => REG[20][3].CLK
TinyClock => REG[20][4].CLK
TinyClock => REG[20][5].CLK
TinyClock => REG[20][6].CLK
TinyClock => REG[20][7].CLK
TinyClock => REG[21][0].CLK
TinyClock => REG[21][1].CLK
TinyClock => REG[21][2].CLK
TinyClock => REG[21][3].CLK
TinyClock => REG[21][4].CLK
TinyClock => REG[21][5].CLK
TinyClock => REG[21][6].CLK
TinyClock => REG[21][7].CLK
TinyClock => REG[22][0].CLK
TinyClock => REG[22][1].CLK
TinyClock => REG[22][2].CLK
TinyClock => REG[22][3].CLK
TinyClock => REG[22][4].CLK
TinyClock => REG[22][5].CLK
TinyClock => REG[22][6].CLK
TinyClock => REG[22][7].CLK
TinyClock => REG[23][0].CLK
TinyClock => REG[23][1].CLK
TinyClock => REG[23][2].CLK
TinyClock => REG[23][3].CLK
TinyClock => REG[23][4].CLK
TinyClock => REG[23][5].CLK
TinyClock => REG[23][6].CLK
TinyClock => REG[23][7].CLK
TinyClock => REG[24][0].CLK
TinyClock => REG[24][1].CLK
TinyClock => REG[24][2].CLK
TinyClock => REG[24][3].CLK
TinyClock => REG[24][4].CLK
TinyClock => REG[24][5].CLK
TinyClock => REG[24][6].CLK
TinyClock => REG[24][7].CLK
TinyClock => REG[25][0].CLK
TinyClock => REG[25][1].CLK
TinyClock => REG[25][2].CLK
TinyClock => REG[25][3].CLK
TinyClock => REG[25][4].CLK
TinyClock => REG[25][5].CLK
TinyClock => REG[25][6].CLK
TinyClock => REG[25][7].CLK
TinyClock => REG[26][0].CLK
TinyClock => REG[26][1].CLK
TinyClock => REG[26][2].CLK
TinyClock => REG[26][3].CLK
TinyClock => REG[26][4].CLK
TinyClock => REG[26][5].CLK
TinyClock => REG[26][6].CLK
TinyClock => REG[26][7].CLK
TinyClock => REG[27][0].CLK
TinyClock => REG[27][1].CLK
TinyClock => REG[27][2].CLK
TinyClock => REG[27][3].CLK
TinyClock => REG[27][4].CLK
TinyClock => REG[27][5].CLK
TinyClock => REG[27][6].CLK
TinyClock => REG[27][7].CLK
TinyClock => REG[28][0].CLK
TinyClock => REG[28][1].CLK
TinyClock => REG[28][2].CLK
TinyClock => REG[28][3].CLK
TinyClock => REG[28][4].CLK
TinyClock => REG[28][5].CLK
TinyClock => REG[28][6].CLK
TinyClock => REG[28][7].CLK
TinyClock => REG[29][0].CLK
TinyClock => REG[29][1].CLK
TinyClock => REG[29][2].CLK
TinyClock => REG[29][3].CLK
TinyClock => REG[29][4].CLK
TinyClock => REG[29][5].CLK
TinyClock => REG[29][6].CLK
TinyClock => REG[29][7].CLK
TinyClock => REG[30][0].CLK
TinyClock => REG[30][1].CLK
TinyClock => REG[30][2].CLK
TinyClock => REG[30][3].CLK
TinyClock => REG[30][4].CLK
TinyClock => REG[30][5].CLK
TinyClock => REG[30][6].CLK
TinyClock => REG[30][7].CLK
TinyClock => REG[31][0].CLK
TinyClock => REG[31][1].CLK
TinyClock => REG[31][2].CLK
TinyClock => REG[31][3].CLK
TinyClock => REG[31][4].CLK
TinyClock => REG[31][5].CLK
TinyClock => REG[31][6].CLK
TinyClock => REG[31][7].CLK
TinyClock => DataBusMemInput[0]~reg0.CLK
TinyClock => DataBusMemInput[1]~reg0.CLK
TinyClock => DataBusMemInput[2]~reg0.CLK
TinyClock => DataBusMemInput[3]~reg0.CLK
TinyClock => DataBusMemInput[4]~reg0.CLK
TinyClock => DataBusMemInput[5]~reg0.CLK
TinyClock => DataBusMemInput[6]~reg0.CLK
TinyClock => DataBusMemInput[7]~reg0.CLK
TinyClock => IO_DataBusReg[0]~reg0.CLK
TinyClock => IO_DataBusReg[1]~reg0.CLK
TinyClock => IO_DataBusReg[2]~reg0.CLK
TinyClock => IO_DataBusReg[3]~reg0.CLK
TinyClock => IO_DataBusReg[4]~reg0.CLK
TinyClock => IO_DataBusReg[5]~reg0.CLK
TinyClock => IO_DataBusReg[6]~reg0.CLK
TinyClock => IO_DataBusReg[7]~reg0.CLK
TinyClock => DataBusReg[0]~reg0.CLK
TinyClock => DataBusReg[1]~reg0.CLK
TinyClock => DataBusReg[2]~reg0.CLK
TinyClock => DataBusReg[3]~reg0.CLK
TinyClock => DataBusReg[4]~reg0.CLK
TinyClock => DataBusReg[5]~reg0.CLK
TinyClock => DataBusReg[6]~reg0.CLK
TinyClock => DataBusReg[7]~reg0.CLK
TinyClock => RAM.CLK0
AddrBusMemInput[0] => Mux16.IN4
AddrBusMemInput[0] => Mux17.IN4
AddrBusMemInput[0] => Mux18.IN4
AddrBusMemInput[0] => Mux19.IN4
AddrBusMemInput[0] => Mux20.IN4
AddrBusMemInput[0] => Mux21.IN4
AddrBusMemInput[0] => Mux22.IN4
AddrBusMemInput[0] => Mux23.IN4
AddrBusMemInput[0] => RAM.RADDR
AddrBusMemInput[1] => Mux16.IN3
AddrBusMemInput[1] => Mux17.IN3
AddrBusMemInput[1] => Mux18.IN3
AddrBusMemInput[1] => Mux19.IN3
AddrBusMemInput[1] => Mux20.IN3
AddrBusMemInput[1] => Mux21.IN3
AddrBusMemInput[1] => Mux22.IN3
AddrBusMemInput[1] => Mux23.IN3
AddrBusMemInput[1] => RAM.RADDR1
AddrBusMemInput[2] => Mux16.IN2
AddrBusMemInput[2] => Mux17.IN2
AddrBusMemInput[2] => Mux18.IN2
AddrBusMemInput[2] => Mux19.IN2
AddrBusMemInput[2] => Mux20.IN2
AddrBusMemInput[2] => Mux21.IN2
AddrBusMemInput[2] => Mux22.IN2
AddrBusMemInput[2] => Mux23.IN2
AddrBusMemInput[2] => RAM.RADDR2
AddrBusMemInput[3] => Mux16.IN1
AddrBusMemInput[3] => Mux17.IN1
AddrBusMemInput[3] => Mux18.IN1
AddrBusMemInput[3] => Mux19.IN1
AddrBusMemInput[3] => Mux20.IN1
AddrBusMemInput[3] => Mux21.IN1
AddrBusMemInput[3] => Mux22.IN1
AddrBusMemInput[3] => Mux23.IN1
AddrBusMemInput[3] => RAM.RADDR3
AddrBusMemInput[4] => Mux16.IN0
AddrBusMemInput[4] => Mux17.IN0
AddrBusMemInput[4] => Mux18.IN0
AddrBusMemInput[4] => Mux19.IN0
AddrBusMemInput[4] => Mux20.IN0
AddrBusMemInput[4] => Mux21.IN0
AddrBusMemInput[4] => Mux22.IN0
AddrBusMemInput[4] => Mux23.IN0
AddrBusMemInput[4] => RAM.RADDR4
AddrBusMemInput[5] => RAM.RADDR5
AddrBusMemInput[6] => RAM.RADDR6
AddrBusMemInput[7] => RAM.RADDR7
AddrBusMemInput[8] => RAM.RADDR8
AddrBusMemInput[9] => RAM.RADDR9
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
EnRamInput => DataBusMemInput.OUTPUTSELECT
AddrBusMemOutput[0] => Decoder1.IN4
AddrBusMemOutput[0] => RAM~9.DATAIN
AddrBusMemOutput[0] => RAM.WADDR
AddrBusMemOutput[1] => Decoder1.IN3
AddrBusMemOutput[1] => RAM~8.DATAIN
AddrBusMemOutput[1] => RAM.WADDR1
AddrBusMemOutput[2] => Decoder1.IN2
AddrBusMemOutput[2] => RAM~7.DATAIN
AddrBusMemOutput[2] => RAM.WADDR2
AddrBusMemOutput[3] => Decoder1.IN1
AddrBusMemOutput[3] => RAM~6.DATAIN
AddrBusMemOutput[3] => RAM.WADDR3
AddrBusMemOutput[4] => Decoder1.IN0
AddrBusMemOutput[4] => RAM~5.DATAIN
AddrBusMemOutput[4] => RAM.WADDR4
AddrBusMemOutput[5] => RAM~4.DATAIN
AddrBusMemOutput[5] => RAM.WADDR5
AddrBusMemOutput[6] => RAM~3.DATAIN
AddrBusMemOutput[6] => RAM.WADDR6
AddrBusMemOutput[7] => RAM~2.DATAIN
AddrBusMemOutput[7] => RAM.WADDR7
AddrBusMemOutput[8] => RAM~1.DATAIN
AddrBusMemOutput[8] => RAM.WADDR8
AddrBusMemOutput[9] => RAM~0.DATAIN
AddrBusMemOutput[9] => RAM.WADDR9
EnRamOutput => RAM.DATAB
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
EnRamOutput => REG.OUTPUTSELECT
AddrBusReg[0] => Mux0.IN4
AddrBusReg[0] => Mux1.IN4
AddrBusReg[0] => Mux2.IN4
AddrBusReg[0] => Mux3.IN4
AddrBusReg[0] => Mux4.IN4
AddrBusReg[0] => Mux5.IN4
AddrBusReg[0] => Mux6.IN4
AddrBusReg[0] => Mux7.IN4
AddrBusReg[1] => Mux0.IN3
AddrBusReg[1] => Mux1.IN3
AddrBusReg[1] => Mux2.IN3
AddrBusReg[1] => Mux3.IN3
AddrBusReg[1] => Mux4.IN3
AddrBusReg[1] => Mux5.IN3
AddrBusReg[1] => Mux6.IN3
AddrBusReg[1] => Mux7.IN3
AddrBusReg[2] => Mux0.IN2
AddrBusReg[2] => Mux1.IN2
AddrBusReg[2] => Mux2.IN2
AddrBusReg[2] => Mux3.IN2
AddrBusReg[2] => Mux4.IN2
AddrBusReg[2] => Mux5.IN2
AddrBusReg[2] => Mux6.IN2
AddrBusReg[2] => Mux7.IN2
AddrBusReg[3] => Mux0.IN1
AddrBusReg[3] => Mux1.IN1
AddrBusReg[3] => Mux2.IN1
AddrBusReg[3] => Mux3.IN1
AddrBusReg[3] => Mux4.IN1
AddrBusReg[3] => Mux5.IN1
AddrBusReg[3] => Mux6.IN1
AddrBusReg[3] => Mux7.IN1
AddrBusReg[4] => Mux0.IN0
AddrBusReg[4] => Mux1.IN0
AddrBusReg[4] => Mux2.IN0
AddrBusReg[4] => Mux3.IN0
AddrBusReg[4] => Mux4.IN0
AddrBusReg[4] => Mux5.IN0
AddrBusReg[4] => Mux6.IN0
AddrBusReg[4] => Mux7.IN0
NSelOut => RAM.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
NSelOut => REG.OUTPUTSELECT
TooBigResult => REG.DATAA
TooBigResult => REG.DATAA
DataBusMemInput[0] <= DataBusMemInput[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[1] <= DataBusMemInput[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[2] <= DataBusMemInput[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[3] <= DataBusMemInput[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[4] <= DataBusMemInput[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[5] <= DataBusMemInput[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[6] <= DataBusMemInput[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemInput[7] <= DataBusMemInput[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[0] <= DataBusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[1] <= DataBusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[2] <= DataBusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[3] <= DataBusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[4] <= DataBusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[5] <= DataBusReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[6] <= DataBusReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusReg[7] <= DataBusReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => REG.DATAB
DataBusMemOutput[0] => RAM~17.DATAIN
DataBusMemOutput[0] => RAM.DATAIN
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => REG.DATAB
DataBusMemOutput[1] => RAM~16.DATAIN
DataBusMemOutput[1] => RAM.DATAIN1
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => REG.DATAB
DataBusMemOutput[2] => RAM~15.DATAIN
DataBusMemOutput[2] => RAM.DATAIN2
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => REG.DATAB
DataBusMemOutput[3] => RAM~14.DATAIN
DataBusMemOutput[3] => RAM.DATAIN3
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => REG.DATAB
DataBusMemOutput[4] => RAM~13.DATAIN
DataBusMemOutput[4] => RAM.DATAIN4
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => REG.DATAB
DataBusMemOutput[5] => RAM~12.DATAIN
DataBusMemOutput[5] => RAM.DATAIN5
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => REG.DATAB
DataBusMemOutput[6] => RAM~11.DATAIN
DataBusMemOutput[6] => RAM.DATAIN6
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => REG.DATAB
DataBusMemOutput[7] => RAM~10.DATAIN
DataBusMemOutput[7] => RAM.DATAIN7
ClockCycle[0] => Equal0.IN5
ClockCycle[0] => Equal1.IN5
ClockCycle[1] => Equal0.IN4
ClockCycle[1] => Equal1.IN4
ClockCycle[2] => Equal0.IN3
ClockCycle[2] => Equal1.IN3
IO_AddrBusMemOutput[0] => Decoder0.IN4
IO_AddrBusMemOutput[1] => Decoder0.IN3
IO_AddrBusMemOutput[2] => Decoder0.IN2
IO_AddrBusMemOutput[3] => Decoder0.IN1
IO_AddrBusMemOutput[4] => Decoder0.IN0
IO_AddrBusMemOutput[5] => ~NO_FANOUT~
IO_AddrBusMemOutput[6] => ~NO_FANOUT~
IO_AddrBusMemOutput[7] => ~NO_FANOUT~
IO_AddrBusMemOutput[8] => ~NO_FANOUT~
IO_AddrBusMemOutput[9] => ~NO_FANOUT~
IO_AddrBusReg[0] => Mux8.IN4
IO_AddrBusReg[0] => Mux9.IN4
IO_AddrBusReg[0] => Mux10.IN4
IO_AddrBusReg[0] => Mux11.IN4
IO_AddrBusReg[0] => Mux12.IN4
IO_AddrBusReg[0] => Mux13.IN4
IO_AddrBusReg[0] => Mux14.IN4
IO_AddrBusReg[0] => Mux15.IN4
IO_AddrBusReg[1] => Mux8.IN3
IO_AddrBusReg[1] => Mux9.IN3
IO_AddrBusReg[1] => Mux10.IN3
IO_AddrBusReg[1] => Mux11.IN3
IO_AddrBusReg[1] => Mux12.IN3
IO_AddrBusReg[1] => Mux13.IN3
IO_AddrBusReg[1] => Mux14.IN3
IO_AddrBusReg[1] => Mux15.IN3
IO_AddrBusReg[2] => Mux8.IN2
IO_AddrBusReg[2] => Mux9.IN2
IO_AddrBusReg[2] => Mux10.IN2
IO_AddrBusReg[2] => Mux11.IN2
IO_AddrBusReg[2] => Mux12.IN2
IO_AddrBusReg[2] => Mux13.IN2
IO_AddrBusReg[2] => Mux14.IN2
IO_AddrBusReg[2] => Mux15.IN2
IO_AddrBusReg[3] => Mux8.IN1
IO_AddrBusReg[3] => Mux9.IN1
IO_AddrBusReg[3] => Mux10.IN1
IO_AddrBusReg[3] => Mux11.IN1
IO_AddrBusReg[3] => Mux12.IN1
IO_AddrBusReg[3] => Mux13.IN1
IO_AddrBusReg[3] => Mux14.IN1
IO_AddrBusReg[3] => Mux15.IN1
IO_AddrBusReg[4] => Mux8.IN0
IO_AddrBusReg[4] => Mux9.IN0
IO_AddrBusReg[4] => Mux10.IN0
IO_AddrBusReg[4] => Mux11.IN0
IO_AddrBusReg[4] => Mux12.IN0
IO_AddrBusReg[4] => Mux13.IN0
IO_AddrBusReg[4] => Mux14.IN0
IO_AddrBusReg[4] => Mux15.IN0
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[0] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[1] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[2] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[3] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[4] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[5] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[6] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusMemOutput[7] => REG.DATAB
IO_DataBusReg[0] <= IO_DataBusReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[1] <= IO_DataBusReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[2] <= IO_DataBusReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[3] <= IO_DataBusReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[4] <= IO_DataBusReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[5] <= IO_DataBusReg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[6] <= IO_DataBusReg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DataBusReg[7] <= IO_DataBusReg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT
IO_NSelOut => REG.OUTPUTSELECT


