AArch64 LB+posw0w0+posw4w4
"PosRWw0w0 Rfew0w4 PosRWw4w4 Rfew4w0"
Cycle=PosRWw0w0 Rfew0w4 PosRWw4w4 Rfew4w0
Relax=
Safe=Rfew0P PosRWw0P Rfew4P PosRWw4P
Prefetch=
Com=Rf Rf
Orig=PosRWw0w0 Rfew0w4 PosRWw4w4 Rfew4w0
{
uint64_t x; uint64_t 1:X0; uint64_t 0:X0;

0:X1=x; 0:X2=0x1010101;
1:X1=x; 1:X2=0x2020202;
}
 P0          | P1             ;
 LDR W0,[X1] | LDR W0,[X1,#4] ;
 STR W2,[X1] | STR W2,[X1,#4] ;
locations [x;0:X0;1:X0;]
