# Read the SystemVerilog design files
read_verilog -sv xor.sv

# Elaborate the design and specify the top module
hierarchy -top XOR

# Perform generic synthesis optimizations
synth -top XOR

# Clean up and optimize further
clean

# Write the synthesized Verilog netlist
write_verilog xor_synth.sv
