# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: D:\YandexDisk\Work\Quartus\Cyclone_10\llrf_afe_fpga_test\llrf_afe_fpga_test.csv
# Generated on: Mon Oct 11 18:40:52 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
dds_sync,Input,PIN_K18,6,B6_N1,PIN_K18,LVDS,,,,dds_sync(n),
ext_rio_in[7],Output,PIN_R22,5,B5_N0,PIN_R22,2.5 V,,,,,
ext_rio_in[6],Output,PIN_R21,5,B5_N0,PIN_R21,2.5 V,,,,,
ext_rio_in[5],Output,PIN_P22,5,B5_N0,PIN_P22,2.5 V,,,,,
ext_rio_in[4],Output,PIN_P21,5,B5_N0,PIN_P21,2.5 V,,,,,
ext_rio_in[3],Output,PIN_N20,5,B5_N0,PIN_N20,2.5 V,,,,,
ext_rio_in[2],Output,PIN_N19,5,B5_N0,PIN_N19,2.5 V,,,,,
ext_rio_in[1],Output,PIN_M22,5,B5_N0,PIN_M22,2.5 V,,,,,
ext_rio_in[0],Output,PIN_M21,5,B5_N0,PIN_M21,2.5 V,,,,,
ext_rio_out[7],Input,PIN_Y22,5,B5_N1,PIN_Y22,2.5 V,,,,,
ext_rio_out[6],Input,PIN_Y21,5,B5_N1,PIN_Y21,2.5 V,,,,,
ext_rio_out[5],Input,PIN_W22,5,B5_N1,PIN_W22,2.5 V,,,,,
ext_rio_out[4],Input,PIN_W21,5,B5_N1,PIN_W21,2.5 V,,,,,
ext_rio_out[3],Input,PIN_V22,5,B5_N1,PIN_V22,2.5 V,,,,,
ext_rio_out[2],Input,PIN_V21,5,B5_N1,PIN_V21,2.5 V,,,,,
ext_rio_out[1],Input,PIN_U22,5,B5_N0,PIN_U22,2.5 V,,,,,
ext_rio_out[0],Input,PIN_U21,5,B5_N0,PIN_U21,2.5 V,,,,,
fpga_rx,Input,PIN_G5,1,B1_N0,PIN_G5,3.3-V LVTTL,,,,,
fpga_tx,Output,PIN_H5,1,B1_N0,PIN_H5,3.3-V LVTTL,,,,,
i2c_alert,Input,PIN_AB18,4,B4_N0,PIN_AB18,3.3-V LVTTL,,,,,
i2c_scl,Input,PIN_AA20,4,B4_N0,PIN_AA20,3.3-V LVTTL,,,,,
i2c_sda,Input,PIN_AB20,4,B4_N0,PIN_AB20,3.3-V LVTTL,,,,,
in_clk_100MHz,Input,PIN_B12,7,B7_N1,PIN_B12,LVDS,,,,in_clk_100MHz(n),
int_dds[0].data[13],Output,PIN_R5,2,B2_N1,PIN_R5,3.3-V LVTTL,,,,,
int_dds[0].data[12],Output,PIN_P6,2,B2_N1,PIN_P6,3.3-V LVTTL,,,,,
int_dds[0].data[11],Output,PIN_P7,2,B2_N1,PIN_P7,3.3-V LVTTL,,,,,
int_dds[0].data[10],Output,PIN_N7,2,B2_N1,PIN_N7,3.3-V LVTTL,,,,,
int_dds[0].data[9],Output,PIN_N8,2,B2_N1,PIN_N8,3.3-V LVTTL,,,,,
int_dds[0].data[8],Output,PIN_M8,2,B2_N1,PIN_M8,3.3-V LVTTL,,,,,
int_dds[0].data[7],Output,PIN_M7,2,B2_N0,PIN_M7,3.3-V LVTTL,,,,,
int_dds[0].data[6],Output,PIN_N6,2,B2_N0,PIN_N6,3.3-V LVTTL,,,,,
int_dds[0].data[5],Output,PIN_M6,2,B2_N0,PIN_M6,3.3-V LVTTL,,,,,
int_dds[0].data[4],Output,PIN_L6,2,B2_N0,PIN_L6,3.3-V LVTTL,,,,,
int_dds[0].data[3],Output,PIN_M4,2,B2_N0,PIN_M4,3.3-V LVTTL,,,,,
int_dds[0].data[2],Output,PIN_M3,2,B2_N0,PIN_M3,3.3-V LVTTL,,,,,
int_dds[0].data[1],Output,PIN_M2,2,B2_N0,PIN_M2,3.3-V LVTTL,,,,,
int_dds[0].data[0],Output,PIN_M1,2,B2_N0,PIN_M1,3.3-V LVTTL,,,,,
int_dds[0].dis,Output,PIN_N5,2,B2_N0,PIN_N5,3.3-V LVTTL,,,,,
int_dds[0].slp,Output,PIN_P5,2,B2_N0,PIN_P5,3.3-V LVTTL,,,,,
int_dds[1].data[13],Output,PIN_U2,2,B2_N0,PIN_U2,3.3-V LVTTL,,,,,
int_dds[1].data[12],Output,PIN_U1,2,B2_N0,PIN_U1,3.3-V LVTTL,,,,,
int_dds[1].data[11],Output,PIN_R8,2,B2_N1,PIN_R8,3.3-V LVTTL,,,,,
int_dds[1].data[10],Output,PIN_P8,2,B2_N1,PIN_P8,3.3-V LVTTL,,,,,
int_dds[1].data[9],Output,PIN_T7,2,B2_N1,PIN_T7,3.3-V LVTTL,,,,,
int_dds[1].data[8],Output,PIN_R7,2,B2_N1,PIN_R7,3.3-V LVTTL,,,,,
int_dds[1].data[7],Output,PIN_R6,2,B2_N1,PIN_R6,3.3-V LVTTL,,,,,
int_dds[1].data[6],Output,PIN_T5,2,B2_N1,PIN_T5,3.3-V LVTTL,,,,,
int_dds[1].data[5],Output,PIN_R2,2,B2_N0,PIN_R2,3.3-V LVTTL,,,,,
int_dds[1].data[4],Output,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,,
int_dds[1].data[3],Output,PIN_P4,2,B2_N0,PIN_P4,3.3-V LVTTL,,,,,
int_dds[1].data[2],Output,PIN_P3,2,B2_N0,PIN_P3,3.3-V LVTTL,,,,,
int_dds[1].data[1],Output,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,,
int_dds[1].data[0],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,,
int_dds[1].dis,Output,PIN_V3,2,B2_N1,PIN_V3,3.3-V LVTTL,,,,,
int_dds[1].slp,Output,PIN_V4,2,B2_N1,PIN_V4,3.3-V LVTTL,,,,,
int_dds[2].data[13],Output,PIN_U8,3,B3_N1,PIN_U8,3.3-V LVTTL,,,,,
int_dds[2].data[12],Output,PIN_U7,3,B3_N1,PIN_U7,3.3-V LVTTL,,,,,
int_dds[2].data[11],Output,PIN_V7,3,B3_N1,PIN_V7,3.3-V LVTTL,,,,,
int_dds[2].data[10],Output,PIN_W6,3,B3_N1,PIN_W6,3.3-V LVTTL,,,,,
int_dds[2].data[9],Output,PIN_W7,3,B3_N1,PIN_W7,3.3-V LVTTL,,,,,
int_dds[2].data[8],Output,PIN_Y7,3,B3_N0,PIN_Y7,3.3-V LVTTL,,,,,
int_dds[2].data[7],Output,PIN_AA7,3,B3_N0,PIN_AA7,3.3-V LVTTL,,,,,
int_dds[2].data[6],Output,PIN_AB7,3,B3_N0,PIN_AB7,3.3-V LVTTL,,,,,
int_dds[2].data[5],Output,PIN_V6,3,B3_N1,PIN_V6,3.3-V LVTTL,,,,,
int_dds[2].data[4],Output,PIN_V5,3,B3_N1,PIN_V5,3.3-V LVTTL,,,,,
int_dds[2].data[3],Output,PIN_AA5,3,B3_N1,PIN_AA5,3.3-V LVTTL,,,,,
int_dds[2].data[2],Output,PIN_AB5,3,B3_N1,PIN_AB5,3.3-V LVTTL,,,,,
int_dds[2].data[1],Output,PIN_AA4,3,B3_N1,PIN_AA4,3.3-V LVTTL,,,,,
int_dds[2].data[0],Output,PIN_AB4,3,B3_N1,PIN_AB4,3.3-V LVTTL,,,,,
int_dds[2].dis,Output,PIN_Y6,3,B3_N1,PIN_Y6,3.3-V LVTTL,,,,,
int_dds[2].slp,Output,PIN_Y8,3,B3_N0,PIN_Y8,3.3-V LVTTL,,,,,
int_dds[3].data[13],Output,PIN_T10,3,B3_N0,PIN_T10,3.3-V LVTTL,,,,,
int_dds[3].data[12],Output,PIN_U10,3,B3_N0,PIN_U10,3.3-V LVTTL,,,,,
int_dds[3].data[11],Output,PIN_R10,3,B3_N1,PIN_R10,3.3-V LVTTL,,,,,
int_dds[3].data[10],Output,PIN_T9,3,B3_N1,PIN_T9,3.3-V LVTTL,,,,,
int_dds[3].data[9],Output,PIN_R9,3,B3_N1,PIN_R9,3.3-V LVTTL,,,,,
int_dds[3].data[8],Output,PIN_T8,3,B3_N1,PIN_T8,3.3-V LVTTL,,,,,
int_dds[3].data[7],Output,PIN_U9,3,B3_N0,PIN_U9,3.3-V LVTTL,,,,,
int_dds[3].data[6],Output,PIN_V8,3,B3_N0,PIN_V8,3.3-V LVTTL,,,,,
int_dds[3].data[5],Output,PIN_V11,3,B3_N0,PIN_V11,3.3-V LVTTL,,,,,
int_dds[3].data[4],Output,PIN_W10,3,B3_N0,PIN_W10,3.3-V LVTTL,,,,,
int_dds[3].data[3],Output,PIN_Y10,3,B3_N0,PIN_Y10,3.3-V LVTTL,,,,,
int_dds[3].data[2],Output,PIN_AA10,3,B3_N0,PIN_AA10,3.3-V LVTTL,,,,,
int_dds[3].data[1],Output,PIN_AA9,3,B3_N0,PIN_AA9,3.3-V LVTTL,,,,,
int_dds[3].data[0],Output,PIN_AB9,3,B3_N0,PIN_AB9,3.3-V LVTTL,,,,,
int_dds[3].dis,Output,PIN_W8,3,B3_N0,PIN_W8,3.3-V LVTTL,,,,,
int_dds[3].slp,Output,PIN_AB10,3,B3_N0,PIN_AB10,3.3-V LVTTL,,,,,
int_dds_clk_in,Input,PIN_B11,8,B8_N0,PIN_B11,LVDS,,,,int_dds_clk_in(n),
int_dds_fb[3],Input,PIN_AA8,3,B3_N0,PIN_AA8,3.3-V LVTTL,,,,,
int_dds_fb[2],Input,PIN_AB8,3,B3_N0,PIN_AB8,3.3-V LVTTL,,,,,
int_dds_fb[1],Input,PIN_V2,2,B2_N0,PIN_V2,3.3-V LVTTL,,,,,
int_dds_fb[0],Input,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,,
int_dds_pll_cs,Output,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,,
int_dds_pll_ref_sel,Output,PIN_B2,1,B1_N0,PIN_B2,3.3-V LVTTL,,,,,
int_dds_pll_reset,Output,PIN_H1,1,B1_N1,PIN_H1,3.3-V LVTTL,,,,,
int_dds_pll_sclk,Output,PIN_D2,1,B1_N0,PIN_D2,3.3-V LVTTL,,,,,
int_dds_pll_sdi,Output,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,
int_dds_pll_sdo,Input,PIN_H2,1,B1_N1,PIN_H2,3.3-V LVTTL,,,,,
int_mfm_a0,Output,PIN_F1,1,B1_N0,PIN_F1,3.3-V LVTTL,,,,,
int_mfm_a1,Output,PIN_F2,1,B1_N0,PIN_F2,3.3-V LVTTL,,,,,
int_mfm_b_m,Output,PIN_G3,1,B1_N0,PIN_G3,3.3-V LVTTL,,,,,
int_mfm_b_p,Output,PIN_G4,1,B1_N0,PIN_G4,3.3-V LVTTL,,,,,
int_mfm_b_ref,Output,PIN_J4,1,B1_N1,PIN_J4,3.3-V LVTTL,,,,,
int_mfm_busy,Output,PIN_J1,1,B1_N1,PIN_J1,3.3-V LVTTL,,,,,
int_mfm_cnv,Output,PIN_J2,1,B1_N1,PIN_J2,3.3-V LVTTL,,,,,
int_mfm_sck,Output,PIN_H6,1,B1_N0,PIN_H6,3.3-V LVTTL,,,,,
int_mfm_sdo,Output,PIN_J6,1,B1_N0,PIN_J6,3.3-V LVTTL,,,,,
int_rio_in[7],Input,PIN_U15,4,B4_N0,PIN_U15,3.3-V LVTTL,,,,,
int_rio_in[6],Input,PIN_U14,4,B4_N0,PIN_U14,3.3-V LVTTL,,,,,
int_rio_in[5],Input,PIN_V14,4,B4_N0,PIN_V14,3.3-V LVTTL,,,,,
int_rio_in[4],Input,PIN_U13,4,B4_N0,PIN_U13,3.3-V LVTTL,,,,,
int_rio_in[3],Input,PIN_W13,4,B4_N1,PIN_W13,3.3-V LVTTL,,,,,
int_rio_in[2],Input,PIN_Y13,4,B4_N1,PIN_Y13,3.3-V LVTTL,,,,,
int_rio_in[1],Input,PIN_AA13,4,B4_N1,PIN_AA13,3.3-V LVTTL,,,,,
int_rio_in[0],Input,PIN_AB13,4,B4_N1,PIN_AB13,3.3-V LVTTL,,,,,
int_rio_out[7],Output,PIN_W17,4,B4_N0,PIN_W17,3.3-V LVTTL,,,,,
int_rio_out[6],Output,PIN_Y17,4,B4_N0,PIN_Y17,3.3-V LVTTL,,,,,
int_rio_out[5],Output,PIN_AA16,4,B4_N1,PIN_AA16,3.3-V LVTTL,,,,,
int_rio_out[4],Output,PIN_AB16,4,B4_N1,PIN_AB16,3.3-V LVTTL,,,,,
int_rio_out[3],Output,PIN_AA15,4,B4_N1,PIN_AA15,3.3-V LVTTL,,,,,
int_rio_out[2],Output,PIN_AB15,4,B4_N1,PIN_AB15,3.3-V LVTTL,,,,,
int_rio_out[1],Output,PIN_AA14,4,B4_N1,PIN_AA14,3.3-V LVTTL,,,,,
int_rio_out[0],Output,PIN_AB14,4,B4_N1,PIN_AB14,3.3-V LVTTL,,,,,
int_status_0,Output,PIN_E3,1,B1_N0,PIN_E3,3.3-V LVTTL,,,,,
int_status_1,Output,PIN_E4,1,B1_N0,PIN_E4,3.3-V LVTTL,,,,,
led[0],Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,,
led[1],Output,PIN_V1,2,B2_N0,PIN_V1,3.3-V LVTTL,,,,,
led[2],Output,PIN_W1,2,B2_N1,PIN_W1,3.3-V LVTTL,,,,,
led[3],Output,PIN_Y1,2,B2_N1,PIN_Y1,3.3-V LVTTL,,,,,
out_clk_100MHz,Output,PIN_E5,8,B8_N1,PIN_E5,mini-LVDS_E_3R,,,,out_clk_100MHz(n),
out_clk_100MHz(n),Output,,8,B8_N1,PIN_E6,mini-LVDS_E_3R,,,,out_clk_100MHz,
reserve_2v5[0],Input,PIN_B14,7,B7_N1,PIN_B14,2.5 V,,,,,
reserve_2v5[1],Input,PIN_A14,7,B7_N1,PIN_A14,2.5 V,,,,,
reserve_2v5[2],Input,PIN_B15,7,B7_N1,PIN_B15,2.5 V,,,,,
reserve_2v5[3],Input,PIN_A15,7,B7_N1,PIN_A15,2.5 V,,,,,
reserve_2v5[4],Input,PIN_B16,7,B7_N1,PIN_B16,2.5 V,,,,,
reserve_2v5[5],Input,PIN_A16,7,B7_N1,PIN_A16,2.5 V,,,,,
reserve_2v5[6],Input,PIN_B17,7,B7_N1,PIN_B17,2.5 V,,,,,
reserve_2v5[7],Input,PIN_A17,7,B7_N1,PIN_A17,2.5 V,,,,,
reserve_3v3[0],Input,PIN_U12,4,B4_N1,PIN_U12,3.3-V LVTTL,,,,,
reserve_3v3[1],Input,PIN_T12,4,B4_N1,PIN_T12,3.3-V LVTTL,,,,,
reserve_3v3[2],Input,PIN_T14,4,B4_N0,PIN_T14,3.3-V LVTTL,,,,,
reserve_3v3[3],Input,PIN_T15,4,B4_N0,PIN_T15,3.3-V LVTTL,,,,,
reserve_3v3[4],Input,PIN_R14,4,B4_N0,PIN_R14,3.3-V LVTTL,,,,,
reserve_3v3[5],Input,PIN_R15,4,B4_N0,PIN_R15,3.3-V LVTTL,,,,,
reserve_3v3[6],Input,PIN_V15,4,B4_N0,PIN_V15,3.3-V LVTTL,,,,,
reserve_3v3[7],Input,PIN_W15,4,B4_N0,PIN_W15,3.3-V LVTTL,,,,,
reserve_lvds[0],Input,PIN_H21,6,B6_N1,PIN_H21,LVDS,,,,reserve_lvds[0](n),
reserve_lvds[1],Input,PIN_J21,6,B6_N1,PIN_J21,LVDS,,,,reserve_lvds[1](n),
reserve_lvds[2],Input,PIN_L15,6,B6_N1,PIN_L15,LVDS,,,,reserve_lvds[2](n),
reserve_lvds[3],Input,PIN_H16,6,B6_N0,PIN_H16,LVDS,,,,reserve_lvds[3](n),
reserve_lvds[0](n),Input,PIN_H22,6,B6_N1,PIN_H22,LVDS,,,,reserve_lvds[0],
reserve_lvds[1](n),Input,PIN_J22,6,B6_N1,PIN_J22,LVDS,,,,reserve_lvds[1],
reserve_lvds[2](n),Input,PIN_L16,6,B6_N1,PIN_L16,LVDS,,,,reserve_lvds[2],
reserve_lvds[3](n),Input,PIN_J17,6,B6_N0,PIN_J17,LVDS,,,,reserve_lvds[3],
spi_cs,Input,PIN_F21,6,B6_N0,PIN_F21,LVDS,,,,spi_cs(n),
spi_miso[3],Output,PIN_H19,6,B6_N0,PIN_H19,LVDS,,,,spi_miso[3](n),
spi_miso[2],Output,PIN_H17,6,B6_N0,PIN_H17,LVDS,,,,spi_miso[2](n),
spi_miso[1],Output,PIN_G17,6,B6_N0,PIN_G17,LVDS,,,,spi_miso[1](n),
spi_miso[0],Output,PIN_F19,6,B6_N0,PIN_F19,LVDS,,,,spi_miso[0](n),
spi_miso[3](n),Output,PIN_H20,6,B6_N0,PIN_H20,LVDS,,,,spi_miso[3],
spi_miso[2](n),Output,PIN_G18,6,B6_N0,PIN_G18,LVDS,,,,spi_miso[2],
spi_miso[1](n),Output,PIN_F17,6,B6_N0,PIN_F17,LVDS,,,,spi_miso[1],
spi_miso[0](n),Output,PIN_F20,6,B6_N0,PIN_F20,LVDS,,,,spi_miso[0],
spi_mosi[3],Input,PIN_E21,6,B6_N0,PIN_E21,LVDS,,,,spi_mosi[3](n),
spi_mosi[2],Input,PIN_D21,6,B6_N0,PIN_D21,LVDS,,,,spi_mosi[2](n),
spi_mosi[1],Input,PIN_C21,6,B6_N0,PIN_C21,LVDS,,,,spi_mosi[1](n),
spi_mosi[0],Input,PIN_B21,6,B6_N0,PIN_B21,LVDS,,,,spi_mosi[0](n),
spi_mosi[3](n),Input,PIN_E22,6,B6_N0,PIN_E22,LVDS,,,,spi_mosi[3],
spi_mosi[2](n),Input,PIN_D22,6,B6_N0,PIN_D22,LVDS,,,,spi_mosi[2],
spi_mosi[1](n),Input,PIN_C22,6,B6_N0,PIN_C22,LVDS,,,,spi_mosi[1],
spi_mosi[0](n),Input,PIN_B22,6,B6_N0,PIN_B22,LVDS,,,,spi_mosi[0],
spi_sclk,Input,PIN_G21,6,B6_N1,PIN_G21,LVDS,,,,spi_sclk(n),
sys_clk,Input,PIN_AA11,3,B3_N0,PIN_AA11,3.3-V LVTTL,,,,,
spi_sclk(n),Input,PIN_G22,6,B6_N1,PIN_G22,LVDS,,,,spi_sclk,
spi_cs(n),Input,PIN_F22,6,B6_N1,PIN_F22,LVDS,,,,spi_cs,
dds_sync(n),Input,PIN_K17,6,B6_N1,PIN_K17,LVDS,,,,dds_sync,
int_dds_clk_in(n),Input,PIN_A11,8,B8_N0,PIN_A11,LVDS,,,,int_dds_clk_in,
in_clk_100MHz(n),Input,PIN_A12,7,B7_N1,PIN_A12,LVDS,,,,in_clk_100MHz,
