

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'
================================================================
* Date:           Thu Jan  5 05:21:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_8  |       35|       35|         5|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  17186|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     751|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     751|  17272|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln51_fu_202_p2       |         +|   0|  0|    14|           7|           2|
    |add_ln55_1_fu_153_p2     |         +|   0|  0|    14|           9|           9|
    |add_ln55_3_fu_196_p2     |         +|   0|  0|    14|           9|           9|
    |tmp_3_fu_350_p2          |         +|   0|  0|    39|          32|          32|
    |tmp_7_fu_367_p2          |         +|   0|  0|    39|          32|          32|
    |tmp_4_fu_355_p2          |         -|   0|  0|    39|          32|          32|
    |tmp_8_fu_372_p2          |         -|   0|  0|    39|          32|          32|
    |icmp_ln55_1_fu_295_p2    |      icmp|   0|  0|    18|          32|           1|
    |icmp_ln55_fu_251_p2      |      icmp|   0|  0|    18|          32|           1|
    |lshr_ln55_1_fu_285_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln55_fu_241_p2      |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln56_1_fu_338_p2    |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln56_fu_312_p2      |      lshr|   0|  0|  2171|         512|         512|
    |or_ln51_fu_186_p2        |        or|   0|  0|     6|           6|           1|
    |or_ln56_fu_321_p2        |        or|   0|  0|     4|           4|           1|
    |select_ln55_2_fu_275_p3  |    select|   0|  0|  4096|           1|        8192|
    |select_ln55_fu_231_p3    |    select|   0|  0|  4096|           1|        8192|
    |tmp_5_fu_360_p3          |    select|   0|  0|    32|           1|          32|
    |tmp_9_fu_377_p3          |    select|   0|  0|    32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 17186|       17640|       34010|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_e_1       |   9|          2|    7|         14|
    |ap_sig_allocacmp_tmp_load  |   9|          2|   32|         64|
    |e_fu_76                    |   9|          2|    7|         14|
    |tmp_fu_72                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   80|        160|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln55_1_reg_423                 |    9|   0|    9|          0|
    |add_ln55_3_reg_440                 |    9|   0|    9|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |e_fu_76                            |    7|   0|    7|          0|
    |icmp_ln55_1_reg_457                |    1|   0|    1|          0|
    |icmp_ln55_1_reg_457_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln55_reg_446                  |    1|   0|    1|          0|
    |icmp_ln55_reg_446_pp0_iter2_reg    |    1|   0|    1|          0|
    |test_data_d_load_reg_451           |  512|   0|  512|          0|
    |tmp_1_reg_419                      |    1|   0|    1|          0|
    |tmp_9_reg_474                      |   32|   0|   32|          0|
    |tmp_fu_72                          |   32|   0|   32|          0|
    |trunc_ln56_2_reg_462               |   32|   0|   32|          0|
    |trunc_ln56_3_reg_468               |   32|   0|   32|          0|
    |trunc_ln56_reg_429                 |    4|   0|    4|          0|
    |trunc_ln56_reg_429_pp0_iter1_reg   |    4|   0|    4|          0|
    |tmp_1_reg_419                      |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  751|  32|  688|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|add_ln55              |   in|     9|     ap_none|                           add_ln55|        scalar|
|new_IM_1_02_reload    |   in|  8192|     ap_none|                 new_IM_1_02_reload|        scalar|
|new_IM_0_01_reload    |   in|  8192|     ap_none|                 new_IM_0_01_reload|        scalar|
|select_ln46_1         |   in|     3|     ap_none|                      select_ln46_1|        scalar|
|test_data_d_address0  |  out|     5|   ap_memory|                        test_data_d|         array|
|test_data_d_ce0       |  out|     1|   ap_memory|                        test_data_d|         array|
|test_data_d_q0        |   in|   512|   ap_memory|                        test_data_d|         array|
|tmp_out               |  out|    32|      ap_vld|                            tmp_out|       pointer|
|tmp_out_ap_vld        |  out|     1|      ap_vld|                            tmp_out|       pointer|
+----------------------+-----+------+------------+-----------------------------------+--------------+

