From a5510e775071494ab3ba48391e0340db8a3f13ac Mon Sep 17 00:00:00 2001
From: Yuchou Gan <yuchou.gan@nxp.com>
Date: Fri, 20 Apr 2018 23:15:50 +0800
Subject: [PATCH 3678/5242] MLK-18101-2 arm64: dtsi: fsl-imx8qxp: Add prg1 for
 dpr1_channel2

commit  7b3ece274c7494df8ec87f868ce5444c4a03cae2 from
https://source.codeaurora.org/external/imx/linux-imx.git

On QXP B0 board, prg1 can alternative connect to
dpr_channel1 and channel2. And if enable PRG0_SEL:BLIT0,
prg1 will connect to channel2, so it could
support 2-plane format tile to linear convert.

Signed-off-by: yuchou gan <yuchou.gan@nxp.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
index da9b90b..ff349f7 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
@@ -1183,7 +1183,7 @@
 			     "fsl,imx8qm-dpr-channel";
 		reg = <0x0 0x560e0000 0x0 0x10000>;
 		fsl,sc-resource = <SC_R_DC_0_BLIT1>;
-		fsl,prgs = <&prg2>;
+		fsl,prgs = <&prg2>, <&prg1>;
 		clocks = <&clk IMX8QXP_DC0_DPR0_APB_CLK>,
 			 <&clk IMX8QXP_DC0_DPR0_B_CLK>,
 			 <&clk IMX8QXP_DC0_RTRAM0_CLK>;
-- 
1.7.9.5

