{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 03:19:39 2012 " "Info: Processing started: Wed May 09 03:19:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2DWPU -c 2DWPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 2DWPU -c 2DWPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "2DWPU EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"2DWPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info (15535): Implemented PLL \"PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 10 0 0 " "Info (15099): Implementing clock multiplication of 3, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/pll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/pll_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core2\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core5\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core8\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core9\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core6\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core7\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core3\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core4\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7 " "Info (119043): Atom \"WPU_2DWPU:Processor\|Core2DWPU:Core1\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 208030 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 208032 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 208034 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 208036 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 208038 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2DWPU.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: '2DWPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{LTM_TOP:LCDcontroller\|div\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 208013 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLLclock|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 10259 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LTM_TOP:LCDcontroller\|div  " "Info (176353): Automatically promoted node LTM_TOP:LCDcontroller\|div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LTM_TOP:LCDcontroller\|div~0 " "Info (176357): Destination node LTM_TOP:LCDcontroller\|div~0" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 72 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_TOP:LCDcontroller|div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 187777 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LTM_NCLK~output " "Info (176357): Destination node LTM_NCLK~output" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 9 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_NCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 207928 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 72 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_TOP:LCDcontroller|div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 2140 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK  " "Info (176353): Automatically promoted node LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LTM_TOP:LCDcontroller\|LTM_ADC_DCLK~0 " "Info (176357): Destination node LTM_TOP:LCDcontroller\|LTM_ADC_DCLK~0" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 48 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_TOP:LCDcontroller|LTM_ADC_DCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 66574 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK~0 " "Info (176357): Destination node LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\|mSPI_CLK~0" {  } { { "three_wire_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/three_wire_controller.v" 89 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 66608 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "three_wire_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/three_wire_controller.v" 89 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 2077 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "randomIOdev:IO_random\|clk2  " "Info (176353): Automatically promoted node randomIOdev:IO_random\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "randomIOdev.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/randomIOdev.vhd" 17 -1 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { randomIOdev:IO_random|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 2470 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning (15709): Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning (15710): Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning (15710): Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning (15710): Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning (15710): Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning (15710): Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning (15710): Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK2_50 " "Warning (15710): Ignored I/O standard assignment to node \"CLOCK2_50\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK3_50 " "Warning (15710): Ignored I/O standard assignment to node \"CLOCK3_50\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_ADDR\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_BA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_BA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_BA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CAS_N " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_CAS_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CKE " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_CKE\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CLK " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_CS_N " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_CS_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQM\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQM\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQM\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQM\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQM\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[17\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[18\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[19\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[20\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[21\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[22\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[23\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[23\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[24\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[24\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[25\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[25\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[26\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[26\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[27\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[27\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[28\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[28\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[29\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[29\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[30\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[30\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[31\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[31\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_DQ\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_DQ\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_RAS_N " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_RAS_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "DRAM_WE_N " "Warning (15710): Ignored I/O standard assignment to node \"DRAM_WE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SCLK " "Warning (15710): Ignored I/O standard assignment to node \"EEP_I2C_SCLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EEP_I2C_SDAT " "Warning (15710): Ignored I/O standard assignment to node \"EEP_I2C_SDAT\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_GTX_CLK " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_GTX_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_INT_N " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_INT_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_LINK100 " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_LINK100\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDC " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_MDC\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_MDIO " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_MDIO\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RST_N " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RST_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CLK " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_COL " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_COL\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_CRS " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_CRS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_DV " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_DV\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_RX_ER " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_RX_ER\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_CLK " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_EN " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_EN\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET0_TX_ER " "Warning (15710): Ignored I/O standard assignment to node \"ENET0_TX_ER\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_GTX_CLK " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_GTX_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_INT_N " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_INT_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_LINK100 " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_LINK100\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDC " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_MDC\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_MDIO " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_MDIO\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RST_N " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RST_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CLK " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_COL " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_COL\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_CRS " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_CRS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_DV " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_DV\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_RX_ER " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_RX_ER\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_CLK " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_EN " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_EN\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENET1_TX_ER " "Warning (15710): Ignored I/O standard assignment to node \"ENET1_TX_ER\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENETCLK_25 " "Warning (15710): Ignored I/O standard assignment to node \"ENETCLK_25\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EX_IO\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"EX_IO\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[17\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[18\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[19\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[20\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[21\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[22\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_ADDR\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_CE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_CE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_DQ\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"FL_DQ\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_OE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_OE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RST_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_RST_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_RY " "Warning (15710): Ignored I/O standard assignment to node \"FL_RY\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WE_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_WE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "FL_WP_N " "Warning (15710): Ignored I/O standard assignment to node \"FL_WP_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning (15710): Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning (15710): Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "IRDA_RXD " "Warning (15710): Ignored I/O standard assignment to node \"IRDA_RXD\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_BLON " "Warning (15710): Ignored I/O standard assignment to node \"LCD_BLON\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"LCD_DATA\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_EN " "Warning (15710): Ignored I/O standard assignment to node \"LCD_EN\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_ON " "Warning (15710): Ignored I/O standard assignment to node \"LCD_ON\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RS " "Warning (15710): Ignored I/O standard assignment to node \"LCD_RS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LCD_RW " "Warning (15710): Ignored I/O standard assignment to node \"LCD_RW\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDG\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"LEDG\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_ADDR\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_ADDR\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_ADDR\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_CS_N " "Warning (15710): Ignored I/O standard assignment to node \"OTG_CS_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DACK_N\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DACK_N\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DATA\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DATA\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DREQ\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_DREQ\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_DREQ\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_FSPEED " "Warning (15710): Ignored I/O standard assignment to node \"OTG_FSPEED\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_INT\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_INT\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"OTG_INT\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_LSPEED " "Warning (15710): Ignored I/O standard assignment to node \"OTG_LSPEED\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RD_N " "Warning (15710): Ignored I/O standard assignment to node \"OTG_RD_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_RST_N " "Warning (15710): Ignored I/O standard assignment to node \"OTG_RST_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Warning (15710): Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning (15710): Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK2 " "Warning (15710): Ignored I/O standard assignment to node \"PS2_CLK2\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning (15710): Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT2 " "Warning (15710): Ignored I/O standard assignment to node \"PS2_DAT2\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CLK " "Warning (15710): Ignored I/O standard assignment to node \"SD_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_CMD " "Warning (15710): Ignored I/O standard assignment to node \"SD_CMD\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_DAT\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"SD_DAT\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SD_WP_N " "Warning (15710): Ignored I/O standard assignment to node \"SD_WP_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKIN " "Warning (15710): Ignored I/O standard assignment to node \"SMA_CLKIN\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SMA_CLKOUT " "Warning (15710): Ignored I/O standard assignment to node \"SMA_CLKOUT\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[16\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[17\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[18\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[19\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_ADDR\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_CE_N " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_CE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[10\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[11\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[12\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[13\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[14\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[15\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[8\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_DQ\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_DQ\[9\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_LB_N " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_LB_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_OE_N " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_OE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_UB_N " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_UB_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SRAM_WE_N " "Warning (15710): Ignored I/O standard assignment to node \"SRAM_WE_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_CLK27 " "Warning (15710): Ignored I/O standard assignment to node \"TD_CLK27\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_DATA\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"TD_DATA\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_HS " "Warning (15710): Ignored I/O standard assignment to node \"TD_HS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_RESET_N " "Warning (15710): Ignored I/O standard assignment to node \"TD_RESET_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TD_VS " "Warning (15710): Ignored I/O standard assignment to node \"TD_VS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_CTS " "Warning (15710): Ignored I/O standard assignment to node \"UART_CTS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RTS " "Warning (15710): Ignored I/O standard assignment to node \"UART_RTS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning (15710): Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning (15710): Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Warning (15710): Ignored I/O standard assignment to node \"VGA_BLANK_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_B\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_CLK " "Warning (15710): Ignored I/O standard assignment to node \"VGA_CLK\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_G\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Warning (15710): Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[4\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[5\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[6\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"VGA_R\[7\]\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Warning (15710): Ignored I/O standard assignment to node \"VGA_SYNC_N\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Warning (15710): Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning (15706): Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning (15706): Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning (15706): Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning (15706): Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning (15706): Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning (15706): Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Warning (15706): Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Warning (15706): Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning (15706): Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning (15706): Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning (15706): Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Warning (15706): Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning (15706): Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning (15706): Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning (15706): Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning (15706): Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning (15706): Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning (15706): Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning (15706): Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning (15706): Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning (15706): Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Warning (15706): Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Warning (15706): Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning (15706): Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning (15706): Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning (15706): Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning (15706): Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Warning (15706): Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Warning (15706): Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Warning (15706): Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Warning (15706): Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning (15706): Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning (15706): Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning (15706): Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning (15706): Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning (15706): Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning (15706): Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning (15706): Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning (15706): Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning (15706): Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning (15706): Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning (15706): Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning (15706): Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning (15706): Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning (15706): Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning (15706): Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning (15706): Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning (15706): Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning (15706): Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning (15706): Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning (15706): Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning (15706): Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning (15706): Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning (15706): Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning (15706): Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning (15706): Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning (15706): Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning (15706): Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning (15706): Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning (15706): Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning (15706): Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning (15706): Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning (15706): Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning (15706): Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning (15706): Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Warning (15706): Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Warning (15706): Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Warning (15706): Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Warning (15706): Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Warning (15706): Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Warning (15706): Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Warning (15706): Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Warning (15706): Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Warning (15706): Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Warning (15706): Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Warning (15706): Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Warning (15706): Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Warning (15706): Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Warning (15706): Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Warning (15706): Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Warning (15706): Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Warning (15706): Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Warning (15706): Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Warning (15706): Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Warning (15706): Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Warning (15706): Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Warning (15706): Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Warning (15706): Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Warning (15706): Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Warning (15706): Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Warning (15706): Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Warning (15706): Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Warning (15706): Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Warning (15706): Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Warning (15706): Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Warning (15706): Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Warning (15706): Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Warning (15706): Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Warning (15706): Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Warning (15706): Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Warning (15706): Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Warning (15706): Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Warning (15706): Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Warning (15706): Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Warning (15706): Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Warning (15706): Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Warning (15706): Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Warning (15706): Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Warning (15706): Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Warning (15706): Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Warning (15706): Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Warning (15706): Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Warning (15706): Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Warning (15706): Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Warning (15706): Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Warning (15706): Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Warning (15706): Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Warning (15706): Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Warning (15706): Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15706): Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15706): Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15706): Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15706): Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15706): Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15706): Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15706): Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15706): Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15706): Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15706): Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15706): Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15706): Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Warning (15706): Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15706): Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15706): Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15706): Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15706): Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15706): Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15706): Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15706): Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15706): Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning (15706): Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning (15706): Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning (15706): Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning (15706): Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning (15706): Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning (15706): Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning (15706): Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning (15706): Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning (15706): Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning (15706): Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning (15706): Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Warning (15706): Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning (15706): Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Warning (15706): Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Warning (15706): Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Warning (15706): Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Warning (15706): Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Warning (15706): Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Warning (15706): Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Warning (15706): Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Warning (15706): Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Warning (15706): Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Warning (15706): Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Warning (15706): Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Warning (15706): Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Warning (15706): Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Warning (15706): Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Warning (15706): Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Warning (15706): Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Warning (15706): Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Warning (15706): Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Warning (15706): Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Warning (15706): Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Warning (15706): Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Warning (15706): Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Warning (15706): Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Warning (15706): Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Warning (15706): Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Warning (15706): Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Warning (15706): Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Warning (15706): Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Warning (15706): Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Warning (15706): Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Warning (15706): Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Warning (15706): Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Warning (15706): Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Warning (15706): Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Warning (15706): Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Warning (15706): Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Warning (15706): Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Warning (15706): Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning (15706): Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning (15706): Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Warning (15706): Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Warning (15706): Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Warning (15706): Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning (15706): Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning (15706): Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Warning (15706): Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Warning (15706): Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Warning (15706): Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Warning (15706): Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Warning (15706): Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Warning (15706): Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning (15706): Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning (15706): Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning (15706): Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning (15706): Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning (15706): Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning (15706): Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning (15706): Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning (15706): Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning (15706): Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning (15706): Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning (15706): Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning (15706): Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning (15706): Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning (15706): Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning (15706): Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning (15706): Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning (15706): Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Warning (15706): Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Warning (15706): Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Warning (15706): Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Warning (15706): Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Warning (15706): Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Warning (15706): Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Warning (15706): Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Warning (15706): Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Warning (15706): Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Warning (15706): Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Warning (15706): Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Warning (15706): Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Warning (15706): Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Warning (15706): Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Warning (15706): Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Warning (15706): Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Warning (15706): Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning (15706): Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning (15706): Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning (15706): Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning (15706): Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning (15706): Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning (15706): Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning (15706): Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning (15706): Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning (15706): Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning (15706): Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning (15706): Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning (15706): Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning (15706): Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning (15706): Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning (15706): Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning (15706): Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning (15706): Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Warning (15706): Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Warning (15706): Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Warning (15706): Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Warning (15706): Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Warning (15706): Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Warning (15706): Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Warning (15706): Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Warning (15706): Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Warning (15706): Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Warning (15706): Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Warning (15706): Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Warning (15706): Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Warning (15706): Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Warning (15706): Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Warning (15706): Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Warning (15706): Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Warning (15706): Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning (15706): Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning (15706): Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning (15706): Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning (15706): Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15706): Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15706): Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15706): Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15706): Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15706): Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15706): Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15706): Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15706): Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning (15706): Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning (15706): Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning (15706): Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning (15706): Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning (15706): Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning (15706): Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning (15706): Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning (15706): Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning (15706): Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning (15706): Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning (15706): Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning (15706): Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning (15706): Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning (15706): Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning (15706): Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning (15706): Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Warning (15706): Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Warning (15706): Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning (15706): Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning (15706): Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning (15706): Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning (15706): Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning (15706): Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning (15706): Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning (15706): Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning (15706): Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning (15706): Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning (15706): Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning (15706): Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning (15706): Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning (15706): Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning (15706): Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning (15706): Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning (15706): Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning (15706): Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Warning (15706): Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning (15706): Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Warning (15706): Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Warning (15706): Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning (15706): Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning (15706): Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning (15706): Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Warning (15706): Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning (15706): Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning (15706): Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning (15706): Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning (15706): Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning (15706): Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning (15706): Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning (15706): Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Warning (15706): Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Warning (15706): Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Warning (15706): Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Warning (15706): Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Warning (15706): Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Warning (15706): Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Warning (15706): Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning (15706): Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning (15706): Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning (15706): Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning (15706): Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning (15706): Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning (15706): Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning (15706): Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning (15706): Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning (15706): Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Warning (15706): Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Warning (15706): Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning (15706): Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning (15706): Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning (15706): Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning (15706): Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning (15706): Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning (15706): Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning (15706): Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning (15706): Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning (15706): Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning (15706): Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning (15706): Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning (15706): Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning (15706): Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning (15706): Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning (15706): Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning (15706): Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning (15706): Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning (15706): Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning (15706): Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning (15706): Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning (15706): Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning (15706): Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning (15706): Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning (15706): Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning (15706): Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning (15706): Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning (15706): Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning (15706): Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning (15706): Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning (15706): Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Warning (15706): Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning (15706): Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning (15706): Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning (15706): Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning (15706): Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning (15706): Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning (15706): Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning (15706): Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning (15706): Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning (15706): Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Warning (15706): Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning (15706): Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Warning (15706): Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Warning (15706): Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning (15706): Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning (15706): Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Warning (15706): Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning (15706): Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning (15706): Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning (15706): Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning (15706): Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning (15706): Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning (15706): Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning (15706): Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning (15706): Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning (15706): Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning (15706): Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning (15706): Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning (15706): Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning (15706): Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning (15706): Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning (15706): Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning (15706): Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning (15706): Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning (15706): Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning (15706): Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning (15706): Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning (15706): Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning (15706): Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning (15706): Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning (15706): Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning (15706): Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning (15706): Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Warning (15706): Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning (15706): Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:16 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:01:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:09 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 1 " "Info (170236): Placement optimizations have been running for 1 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "01:17:30 " "Info (170192): Fitter placement operations ending: elapsed time is 01:17:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "48 " "Info (170195): Router estimated average interconnect usage is 48% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "73 X46_Y37 X57_Y48 " "Info (170196): Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Info (170131): Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "2066 " "Info (170132): Routing phase ended with 2066 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "89 X34_Y24 X45_Y36 " "Info (170196): Router estimated peak interconnect usage is 89% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "high " "Info (170133): The estimated likelihood of this design fitting successfully on the next attempt is high" {  } {  } 0 170133 "The estimated likelihood of this design fitting successfully on the next attempt is %1!s!" 0 0 "" 0 -1}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:11 " "Info (170194): Fitter routing operations ending: elapsed time is 00:11:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Info (170134): Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "d:/altera/11.1sp2/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "Info (170197): The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:12 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 1 " "Info (170236): Placement optimizations have been running for 1 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 2 " "Info (170236): Placement optimizations have been running for 2 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 3 " "Info (170236): Placement optimizations have been running for 3 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 4 " "Info (170236): Placement optimizations have been running for 4 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Placement 5 " "Info (170236): Placement optimizations have been running for 5 hour(s)" {  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "05:48:20 " "Info (170192): Fitter placement operations ending: elapsed time is 05:48:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "46 " "Info (170195): Router estimated average interconnect usage is 46% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "73 X58_Y24 X68_Y36 " "Info (170196): Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:54 " "Info (170194): Fitter routing operations ending: elapsed time is 00:11:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "Warning (169177): 27 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 2.5 V M21 " "Info (169178): Pin KEY\[1\] uses I/O standard 2.5 V at M21" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 375 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 2.5 V N21 " "Info (169178): Pin KEY\[2\] uses I/O standard 2.5 V at N21" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 376 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 2.5 V R24 " "Info (169178): Pin KEY\[3\] uses I/O standard 2.5 V at R24" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 377 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 2.5 V AB28 " "Info (169178): Pin SW\[0\] uses I/O standard 2.5 V at AB28" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[0] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 396 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 2.5 V AC24 " "Info (169178): Pin SW\[10\] uses I/O standard 2.5 V at AC24" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[10] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 406 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 2.5 V AB24 " "Info (169178): Pin SW\[11\] uses I/O standard 2.5 V at AB24" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[11] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 407 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 2.5 V AB23 " "Info (169178): Pin SW\[12\] uses I/O standard 2.5 V at AB23" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[12] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 408 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 2.5 V AA24 " "Info (169178): Pin SW\[13\] uses I/O standard 2.5 V at AA24" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[13] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 409 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 2.5 V AA23 " "Info (169178): Pin SW\[14\] uses I/O standard 2.5 V at AA23" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[14] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 410 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 2.5 V AA22 " "Info (169178): Pin SW\[15\] uses I/O standard 2.5 V at AA22" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[15] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 411 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 2.5 V Y24 " "Info (169178): Pin SW\[16\] uses I/O standard 2.5 V at Y24" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[16] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 412 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 2.5 V Y23 " "Info (169178): Pin SW\[17\] uses I/O standard 2.5 V at Y23" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[17] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 413 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_BUSY 3.3-V LVTTL AB21 " "Info (169178): Pin LTM_ADC_BUSY uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LTM_ADC_BUSY } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_BUSY" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 8 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 495 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_SDA 3.3-V LVTTL AG26 " "Info (169178): Pin LTM_SDA uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LTM_SDA } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 11 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 506 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 2.5 V M23 " "Info (169178): Pin KEY\[0\] uses I/O standard 2.5 V at M23" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 374 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 494 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 2.5 V AC28 " "Info (169178): Pin SW\[1\] uses I/O standard 2.5 V at AC28" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[1] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 397 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 2.5 V AB26 " "Info (169178): Pin SW\[7\] uses I/O standard 2.5 V at AB26" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[7] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 403 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 2.5 V AB25 " "Info (169178): Pin SW\[9\] uses I/O standard 2.5 V at AB25" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[9] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 405 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 2.5 V AC25 " "Info (169178): Pin SW\[8\] uses I/O standard 2.5 V at AC25" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[8] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 404 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 2.5 V AD26 " "Info (169178): Pin SW\[6\] uses I/O standard 2.5 V at AD26" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[6] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 402 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 2.5 V AC26 " "Info (169178): Pin SW\[5\] uses I/O standard 2.5 V at AC26" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[5] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 401 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 2.5 V AB27 " "Info (169178): Pin SW\[4\] uses I/O standard 2.5 V at AB27" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[4] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 400 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 2.5 V AC27 " "Info (169178): Pin SW\[2\] uses I/O standard 2.5 V at AC27" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[2] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 398 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 2.5 V AD27 " "Info (169178): Pin SW\[3\] uses I/O standard 2.5 V at AD27" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SW[3] } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 6 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 399 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_PENIRQ_n 3.3-V LVTTL AB22 " "Info (169178): Pin LTM_ADC_PENIRQ_n uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LTM_ADC_PENIRQ_n } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_PENIRQ_n" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 8 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_PENIRQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 497 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_DOUT 3.3-V LVTTL AC15 " "Info (169178): Pin LTM_ADC_DOUT uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LTM_ADC_DOUT } } } { "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DOUT" } } } } { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 8 0 0 } } { "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/" { { 0 { 0 ""} 0 496 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 865 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 865 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Info: Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 10:29:48 2012 " "Info: Processing ended: Wed May 09 10:29:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "07:10:09 " "Info: Elapsed time: 07:10:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "07:04:22 " "Info: Total CPU time (on all processors): 07:04:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
