{:input (genetic.crossover/dumb-crossover 1271021173 (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire1_0, wire2_17, \\wire24_36_:missing , \\wire25_:missing , wire26_45, wire27_0);\n  wire \\:missing_edge ;\n  wire wire0_7_8_9;\n  wire wire10_11_13_28;\n  wire wire10_17;\n  wire wire12_14_16;\n  wire wire13_14;\n  wire wire15;\n  wire wire18_22;\n  wire wire19;\n  inout wire1_0;\n  wire wire1_0;\n  input \\wire24_36_:missing ;\n  wire \\wire24_36_:missing ;\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  output wire26_45;\n  wire wire26_45;\n  output wire27_0;\n  wire wire27_0;\n  wire \\wire28_15_19_:missing ;\n  wire wire28_16;\n  wire wire28_21;\n  wire \\wire28_36_:missing_38 ;\n  wire \\wire28_37_38_:missing ;\n  wire wire28_39;\n  wire \\wire28_42_47_:missing_50 ;\n  wire \\wire28_7_8_:missing ;\n  wire \\wire28_:missing_46_49 ;\n  wire \\wire28_:missing_9 ;\n  wire wire29_0;\n  wire \\wire29_:missing ;\n  output wire2_17;\n  wire wire2_17;\n  wire wire30_0;\n  wire wire30_39;\n  wire wire31_39_52;\n  wire \\wire31_:missing ;\n  wire wire32_43;\n  wire wire32_48;\n  wire wire33_0;\n  wire \\wire33_:missing ;\n  wire wire34_0;\n  wire \\wire35_0_:missing ;\n  wire wire35_51;\n  wire wire36_37;\n  wire wire37_41;\n  wire \\wire3_:missing_20 ;\n  wire \\wire40_:missing ;\n  wire wire42;\n  wire wire46;\n  wire wire48_52;\n  wire wire49;\n  wire wire4_8;\n  wire \\wire4_:missing ;\n  wire wire51;\n  wire \\wire5_:missing ;\n  wire wire6_12;\n  wire \\wire6_:missing ;\n  wire \\wire:missing_0_23 ;\n  wire \\wire:missing_14_22 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_40_28 ;\n  wire \\wire:missing_40_41 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_8;\n  assign wire13_14 = 4'h8 >> { wire10_11_13_28, wire10_11_13_28 };\n  assign \\wire:missing_14_22  = 4'h8 >> { wire12_14_16, wire13_14 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_:missing_20 ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire29_:missing  = 2'h1 >> wire29_0;\n  assign wire30_39 = 2'h1 >> wire30_0;\n  assign \\wire31_:missing  = 2'h1 >> wire31_39_52;\n  assign wire32_43 = 2'h1 >> wire32_48;\n  assign \\wire33_:missing  = 2'h1 >> wire33_0;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_0;\n  assign wire35_51 = 2'h1 >> \\wire35_0_:missing ;\n  assign wire36_37 = 4'h2 >> { \\wire24_36_:missing , \\wire28_36_:missing_38  };\n  assign wire37_41 = 4'h6 >> { \\wire28_37_38_:missing , wire36_37 };\n  assign \\wire6_:missing  = 2'h1 >> wire6_12;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire28_37_38_:missing , \\wire28_36_:missing_38  };\n  assign wire31_39_52 = 4'h8 >> { wire30_39, wire28_39 };\n  assign \\wire40_:missing  = 4'h8 >> { \\wire:missing_40_28 , \\wire:missing_40_41  };\n  assign \\wire:missing_edge  = 4'h2 >> { wire0_7_8_9, \\wire28_7_8_:missing  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire28_42_47_:missing_50 ;\n  assign wire4_8 = 4'h8 >> { wire0_7_8_9, \\wire28_7_8_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire28_:missing_9 , wire0_7_8_9 };\n  assign wire10_17 = 4'h4 >> { wire10_11_13_28, wire10_11_13_28 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire10_11_13_28, wire10_11_13_28 };\n  assign wire6_12 = 4'h6 >> { \\wire:missing_edge , wire12_14_16 };\n  assign \\wire3_:missing_20  = 1'h1;\n  assign \\wire28_7_8_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_52 = wire31_39_52;\n  assign wire51 = wire35_51;\n  assign wire49 = \\wire28_:missing_46_49 ;\n  assign wire32_48 = wire48_52;\n  assign \\wire:missing_edge  = \\wire28_42_47_:missing_50 ;\n  assign wire46 = \\wire28_:missing_46_49 ;\n  assign wire26_45 = \\wire:missing_edge ;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire32_43;\n  assign wire42 = \\wire28_42_47_:missing_50 ;\n  assign \\wire:missing_40_41  = wire37_41;\n  assign \\wire:missing_23  = \\wire:missing_0_23 ;\n  assign wire18_22 = \\wire:missing_14_22 ;\n  assign \\wire:missing_edge  = wire28_21;\n  assign wire19 = \\wire28_15_19_:missing ;\n  assign \\wire:missing_18  = wire18_22;\n  assign wire2_17 = wire10_17;\n  assign wire12_14_16 = wire28_16;\n  assign wire15 = \\wire28_15_19_:missing ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:3.1-118.10\" *)\nmodule postsynth(wire1_0, wire2_17, \\wire24_36_:missing , \\wire25_:missing , wire26_45, wire27_0);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:6.8-6.23\" *)\n  wire wire10_11_13_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:7.8-7.17\" *)\n  wire wire10_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:13.9-13.16\" *)\n  inout wire1_0;\n  wire wire1_0;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:15.9-15.28\" *)\n  input \\wire24_36_:missing ;\n  wire \\wire24_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:17.9-17.25\" *)\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:19.10-19.19\" *)\n  output wire26_45;\n  wire wire26_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:21.10-21.18\" *)\n  output wire27_0;\n  wire wire27_0;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:25.8-25.17\" *)\n  wire wire28_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:29.8-29.33\" *)\n  wire \\wire28_42_47_:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:30.8-30.28\" *)\n  wire \\wire28_7_8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:35.10-35.18\" *)\n  output wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:50.8-50.26\" *)\n  wire \\wire3_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:52.8-52.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:59.8-59.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:60.8-60.16\" *)\n  wire wire6_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:61.8-61.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:69.8-69.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:70.8-70.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11_13_28 = 1'hx;\n  assign wire10_17 = 1'hx;\n  assign wire26_45 = 1'hx;\n  assign wire27_0 = 1'hx;\n  assign wire28_21 = 1'hx;\n  assign \\wire28_42_47_:missing_50  = 1'hx;\n  assign \\wire28_7_8_:missing  = 1'h0;\n  assign wire2_17 = 1'hx;\n  assign \\wire3_:missing_20  = 1'h1;\n  assign wire42 = 1'hx;\n  assign \\wire5_:missing  = 1'hx;\n  assign wire6_12 = 1'hx;\n  assign \\wire6_:missing  = 1'hx;\n  assign \\wire:missing_44  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:38:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9/src/top.v'.\nSBY  3:38:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] Copy '/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9/src/2AC7EEDD.v'.\nSBY  3:38:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] Copy '/tmp/fuzzmount2DDF5D8C/2AC7EEDD.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9/src/2AC7EEDD.post.v'.\nSBY  3:38:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: abc pdr\nSBY  3:38:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:89$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:89$48.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:86$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:86$45.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:92$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:92$51.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:81$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:81$40.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:94$53_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2AC7EEDD.v:94$53.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Wire presynth.\\wire27_0 is used but has no driver.\nSBY  3:38:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: Warning: Wire presynth.\\wire10_11_13_28 is used but has no driver.\nSBY  3:38:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] base: finished (returncode=0)\nSBY  3:38:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:38:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] aig: Warning: Wire presynth.\\wire27_0 is used but has no driver.\nSBY  3:38:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] aig: Warning: Wire presynth.\\wire10_11_13_28 is used but has no driver.\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] aig: finished (returncode=0)\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: Warning: The network has no constraints.\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: finished (returncode=0)\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] engine_0: Status returned by engine: FAIL\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9'.\nSBY  3:38:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpz742gxe9] DONE (FAIL, rc=2)\n", :err ""}}}