#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023028f3d5c0 .scope module, "control_register_tb" "control_register_tb" 2 4;
 .timescale -9 -10;
v0000023028f2e720_0 .var "clk_i", 0 0;
v0000023028f2daa0_0 .var "cmd_addr_i", 5 0;
v0000023028f2e7c0_0 .var "cmd_data_i", 31 0;
v0000023028f9c860_0 .net "cmd_data_o", 31 0, v0000023028f2dfa0_0;  1 drivers
v0000023028f9bb40_0 .var "cmd_i", 1 0;
v0000023028f9cd60_0 .var "rstn_i", 0 0;
v0000023028f9cae0_0 .net "slv0_en_o", 0 0, L_0000023028f9c400;  1 drivers
v0000023028f9ba00_0 .var "slv0_margin_i", 5 0;
v0000023028f9c900_0 .net "slv0_pkglen_o", 2 0, L_0000023028f9b820;  1 drivers
v0000023028f9c2c0_0 .net "slv0_prio_o", 1 0, L_0000023028f9ca40;  1 drivers
v0000023028f9c360_0 .net "slv1_en_o", 0 0, L_0000023028f9b0a0;  1 drivers
v0000023028f9cea0_0 .var "slv1_margin_i", 5 0;
v0000023028f9b280_0 .net "slv1_pkglen_o", 2 0, L_0000023028f9c540;  1 drivers
v0000023028f9cf40_0 .net "slv1_prio_o", 1 0, L_0000023028f9c180;  1 drivers
v0000023028f9ce00_0 .net "slv2_en_o", 0 0, L_0000023028f9b8c0;  1 drivers
v0000023028f9c680_0 .var "slv2_margin_i", 5 0;
v0000023028f9baa0_0 .net "slv2_pkglen_o", 2 0, L_0000023028f9c9a0;  1 drivers
v0000023028f9c7c0_0 .net "slv2_prio_o", 1 0, L_0000023028f9c4a0;  1 drivers
E_0000023028f2cfb0 .event posedge, v0000023028f2d960_0;
S_0000023028f3d750 .scope module, "cr1" "control_register" 2 26, 3 5 0, S_0000023028f3d5c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rstn_i";
    .port_info 2 /INPUT 2 "cmd_i";
    .port_info 3 /INPUT 6 "cmd_addr_i";
    .port_info 4 /INPUT 32 "cmd_data_i";
    .port_info 5 /INPUT 6 "slv0_margin_i";
    .port_info 6 /INPUT 6 "slv1_margin_i";
    .port_info 7 /INPUT 6 "slv2_margin_i";
    .port_info 8 /OUTPUT 1 "slv0_en_o";
    .port_info 9 /OUTPUT 1 "slv1_en_o";
    .port_info 10 /OUTPUT 1 "slv2_en_o";
    .port_info 11 /OUTPUT 32 "cmd_data_o";
    .port_info 12 /OUTPUT 2 "slv0_prio_o";
    .port_info 13 /OUTPUT 2 "slv1_prio_o";
    .port_info 14 /OUTPUT 2 "slv2_prio_o";
    .port_info 15 /OUTPUT 3 "slv0_pkglen_o";
    .port_info 16 /OUTPUT 3 "slv1_pkglen_o";
    .port_info 17 /OUTPUT 3 "slv2_pkglen_o";
P_0000023028ee6b40 .param/l "CTRL_REG_DEFAULT" 0 3 7, C4<00000000000000000000000000000111>;
P_0000023028ee6b78 .param/l "STATE_REG_DEFAULT" 0 3 8, C4<00000000000000000000000000111111>;
v0000023028f2e180 .array "Register", 0 5, 31 0;
v0000023028f2d960_0 .net "clk_i", 0 0, v0000023028f2e720_0;  1 drivers
v0000023028f2e4a0_0 .net "cmd_addr_i", 5 0, v0000023028f2daa0_0;  1 drivers
v0000023028f2da00_0 .net "cmd_data_i", 31 0, v0000023028f2e7c0_0;  1 drivers
v0000023028f2dfa0_0 .var "cmd_data_o", 31 0;
v0000023028f2db40_0 .net "cmd_i", 1 0, v0000023028f9bb40_0;  1 drivers
v0000023028f2dc80_0 .var/i "i", 31 0;
v0000023028f2dd20_0 .net "rstn_i", 0 0, v0000023028f9cd60_0;  1 drivers
v0000023028f2dbe0_0 .net "slv0_en_o", 0 0, L_0000023028f9c400;  alias, 1 drivers
v0000023028f2e680_0 .net "slv0_margin_i", 5 0, v0000023028f9ba00_0;  1 drivers
v0000023028f2e540_0 .net "slv0_pkglen_o", 2 0, L_0000023028f9b820;  alias, 1 drivers
v0000023028f2e040_0 .net "slv0_prio_o", 1 0, L_0000023028f9ca40;  alias, 1 drivers
v0000023028f2d8c0_0 .net "slv1_en_o", 0 0, L_0000023028f9b0a0;  alias, 1 drivers
v0000023028f2e400_0 .net "slv1_margin_i", 5 0, v0000023028f9cea0_0;  1 drivers
v0000023028f2ddc0_0 .net "slv1_pkglen_o", 2 0, L_0000023028f9c540;  alias, 1 drivers
v0000023028f2de60_0 .net "slv1_prio_o", 1 0, L_0000023028f9c180;  alias, 1 drivers
v0000023028f2df00_0 .net "slv2_en_o", 0 0, L_0000023028f9b8c0;  alias, 1 drivers
v0000023028f2e0e0_0 .net "slv2_margin_i", 5 0, v0000023028f9c680_0;  1 drivers
v0000023028f2e220_0 .net "slv2_pkglen_o", 2 0, L_0000023028f9c9a0;  alias, 1 drivers
v0000023028f2e2c0_0 .net "slv2_prio_o", 1 0, L_0000023028f9c4a0;  alias, 1 drivers
E_0000023028f2d1f0/0 .event negedge, v0000023028f2dd20_0;
E_0000023028f2d1f0/1 .event posedge, v0000023028f2d960_0;
E_0000023028f2d1f0 .event/or E_0000023028f2d1f0/0, E_0000023028f2d1f0/1;
v0000023028f2e180_0 .array/port v0000023028f2e180, 0;
L_0000023028f9c400 .part v0000023028f2e180_0, 0, 1;
v0000023028f2e180_1 .array/port v0000023028f2e180, 1;
L_0000023028f9b0a0 .part v0000023028f2e180_1, 0, 1;
v0000023028f2e180_2 .array/port v0000023028f2e180, 2;
L_0000023028f9b8c0 .part v0000023028f2e180_2, 0, 1;
L_0000023028f9ca40 .part v0000023028f2e180_0, 1, 2;
L_0000023028f9c180 .part v0000023028f2e180_1, 1, 2;
L_0000023028f9c4a0 .part v0000023028f2e180_2, 1, 2;
L_0000023028f9b820 .part v0000023028f2e180_0, 3, 3;
L_0000023028f9c540 .part v0000023028f2e180_1, 3, 3;
L_0000023028f9c9a0 .part v0000023028f2e180_2, 3, 3;
    .scope S_0000023028f3d750;
T_0 ;
    %wait E_0000023028f2d1f0;
    %load/vec4 v0000023028f2dd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023028f2dc80_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000023028f2dc80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 7, 0, 32;
    %ix/getv/s 3, v0000023028f2dc80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023028f2e180, 0, 4;
    %load/vec4 v0000023028f2dc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023028f2dc80_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000023028f2dc80_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000023028f2dc80_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 63, 0, 32;
    %ix/getv/s 3, v0000023028f2dc80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023028f2e180, 0, 4;
    %load/vec4 v0000023028f2dc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023028f2dc80_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023028f2dfa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023028f2db40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000023028f2e4a0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000023028f2e180, 4;
    %assign/vec4 v0000023028f2dfa0_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000023028f2da00_0;
    %load/vec4 v0000023028f2e4a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023028f2e180, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0000023028f2e680_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023028f2e180, 0, 4;
    %load/vec4 v0000023028f2e400_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023028f2e180, 0, 4;
    %load/vec4 v0000023028f2e0e0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023028f2e180, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023028f3d5c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023028f2e720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023028f9cd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023028f9bb40_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023028f2daa0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023028f2e7c0_0, 0, 32;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0000023028f9ba00_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000023028f9cea0_0, 0, 6;
    %pushi/vec4 45, 0, 6;
    %store/vec4 v0000023028f9c680_0, 0, 6;
    %vpi_call 2 57 "$dumpfile", "control_register.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023028f9cd60_0, 0, 1;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 209, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 210, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 211, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 211, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 212, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 212, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %wait E_0000023028f2cfb0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023028f9bb40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023028f2daa0_0, 0;
    %pushi/vec4 212, 0, 32;
    %assign/vec4 v0000023028f2e7c0_0, 0;
    %delay 5000, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023028f3d5c0;
T_2 ;
    %delay 100, 0;
    %load/vec4 v0000023028f2e720_0;
    %inv;
    %assign/vec4 v0000023028f2e720_0, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\control_register_tb.v";
    "./control_register.v";
