# Embeded-Logic-Design
It has various problems and their solutions written in Verilog.

# A custom AXI IP incorporating the following function
  m = X/T;
  V= X/T-m^2;
  Q= m+sqrt(2*log(N)*V/T)+3*(log(N)/T);
Also test bench given.
