{
  "bug_id": "assertion_fadb2bcf0a70_20260125_200635",
  "crash_type": "assertion",
  "hash": "fadb2bcf0a70",
  "tool": "circt-verilog",
  "tool_path": "/edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/circt-verilog",
  "tool_version": "circt-1.139.0",
  "source_file": "source.sv",
  "reproduction": {
    "reproduced": true,
    "command": "/edazz/FeatureFuzz-SV/target/circt-1.139.0/bin/circt-verilog --ir-hw source.sv",
    "crash_signature": "Assertion `detail::isPresent(Val) && \"dyn_cast on a non-existent value\"' failed",
    "crash_location": "MooreToCore.cpp:259 in getModulePortInfo",
    "failing_pass": "MooreToCorePass"
  },
  "error_summary": {
    "assertion_message": "dyn_cast on a non-existent value",
    "file": "llvm/Support/Casting.h:650",
    "function": "llvm::dyn_cast<circt::hw::InOutType, mlir::Type>",
    "root_cause_hint": "Type conversion failure for string output port in SVModuleOp"
  },
  "timestamps": {
    "original_crash": "20260125_200635",
    "reproduction": "2026-01-28T00:00:00Z"
  }
}
