; VC707 SODIMM (MT8JTF12864HZ-1G6G1)
; https://www.infinite-electronic.si/datasheet/f5-MT8JTF25664HZ-1G6M1.pdf

; All: 1-GiB
; NBANK=8, NROW=16K, NCOL=1K
; Each BANK has "128-MiB" x 8   (=1-GiB)
; Each ROW  has "  8-KiB" x 16K (=128-MiB)
; Each COL  has "  8-  B" x  1K (=8-KiB)
; DEVICE is 8 (each device return 1-B)
NUM_BANKS=8
NUM_ROWS=65536
NUM_COLS=1024
DEVICE_WIDTH=8

;in nanoseconds
; Refresh period (64ms), Refresh count (8K) -> 64*1000*1000/8K = 7812.5
REFRESH_PERIOD=7812.5
tCK=1.25              ; 800MHz

;RL=(CL+AL)
;WL=(RL-1)


; in CLOCK
CL=11    ; 13.125ns
tRCD=11  ; 13.125ns
tRP=11   ; 13.125ns
tRC=39   ; 48.125ns

AL=0     ; Aditive Latency, 0 in most case
BL=8     ; Burst Length, 8
tRAS=26  ; RAS# active time (>= CL + tRCD + BL/2)
tRRD=4   ; RAS# to RAS# Delay (4 in most case)
tCCD=4   ; CAS# to CAS# Delay (fixed to 4 in DDR3)
tRTP=6   ; Read to Precharge Delay (max{4-CK, 7.5ns})
tWTR=6   ; Write to Read Delay (max{4-CK, 7.5ns})
tWR=12   ; Write Recovery Time (15ns)
tRTRS=1  ; -- RANK PARAMETER, TODO
tRFC=88  ; Refresh Recovery Time (110ns)
tFAW=25  ; Four Activate Window Delay (30ns)
tCKE=4   ; max{3-ck, 5ns}
tXP=4    ; max{3-ck, 6ns}

tCMD=1   ; Command Occupies Command Bus

IDD0=100;
IDD1=130;
IDD2P=10;
IDD2Q=70;
IDD2N=70;
IDD3Pf=60;
IDD3Ps=60;
IDD3N=90;
IDD4W=255;
IDD4R=230;
IDD5=305;
IDD6=9;
IDD6L=12;
IDD7=415;

;same bank
;READ_TO_PRE_DELAY=(AL+BL/2+max(tRTP,2)-2)
;WRITE_TO_PRE_DELAY=(WL+BL/2+tWR)
;READ_TO_WRITE_DELAY=(RL+BL/2+tRTRS-WL)
;READ_AUTOPRE_DELAY=(AL+tRTP+tRP)
;WRITE_AUTOPRE_DELAY=(WL+BL/2+tWR+tRP)
;WRITE_TO_READ_DELAY_B=(WL+BL/2+tWTR);interbank
;WRITE_TO_READ_DELAY_R=(WL+BL/2+tRTRS-RL);interrank

Vdd=1.5 ; TODO: double check this
