#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 21 15:12:31 2024
# Process ID: 24024
# Current directory: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15736 C:\Git\GitHub\MCS\MC\MC_state_machine_xADC\V1\Vivado\Vivado.xpr
# Log file: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado\vivado.jou
# Running On        :Soeren-Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :16106 MB
# Total Virtual     :33075 MB
# Available Virtual :14027 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1690.875 ; gain = 526.504
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
Reading block design file <C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Successfully read diagram <MC> from block design file <C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.359 ; gain = 106.238
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov 21 15:14:31 2024] Launched synth_1...
Run output will be captured here: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.runs/synth_1/runme.log
[Thu Nov 21 15:14:31 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.dcp' for cell 'MC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.dcp' for cell 'MC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0.dcp' for cell 'MC_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xbar_0/MC_xbar_0.dcp' for cell 'MC_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp' for cell 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2263.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0.xdc] for cell 'MC_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_xadc_wiz_0_0/MC_xadc_wiz_0_0.xdc] for cell 'MC_i/xadc_wiz_0/U0'
Parsing XDC File [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_NetINV34C_v_n'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_NetINV34C_v_n'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_NetINV34C_v_p'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_NetINV34C_v_p'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux2_TP0_v_n'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux2_TP0_v_n'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux2_TP0_v_p'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux2_TP0_v_p'. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2402.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2530.707 ; gain = 666.254
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/MC_wrapper_V!.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/MC_wrapper_V!.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Git/GitHub/MCS/MC/MC_state_machine_xADC/V1/Vivado/MC_wrapper_V!.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.1/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.828 ; gain = 129.121
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 15:47:06 2024...
