set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {bin2bcd.vho bin2bcd_vhd.sdo}}
	{{"Fast Model"} {bin2bcd_fast.vho bin2bcd_vhd_fast.sdo}}
}
