vhdtdtfi -lang verilog -prj CPU -o C:/CPUBuild/CPU/CPU/reg_bank.tfi -lib work C:/CPUBuild/CPU/CPU//reg_bank.v -module reg_bank -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "C:/CPUBuild/CPU/CPU/reg_bank.xst" -ofn "C:/CPUBuild/CPU/CPU/reg_bank.syr" 
xst -intstyle ise -ifn "C:/CPUBuild/CPU/CPU/reg_bank.xst" -ofn "C:/CPUBuild/CPU/CPU/reg_bank.syr" 
vhdtdtfi -lang verilog -prj CPU -o C:/CPU/CPU/CPU/reg_bank.tfi -lib work C:/CPU/CPU/CPU//reg_bank.v -module reg_bank -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
