$date
	Sun Oct 23 00:34:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#119539
b1011 !
1"
#119542
b1011 &
b1011 %
1$
#119543
0"
#119546
b100010 &
b100010 %
#119550
b10001 &
b10001 %
#119554
b110100 &
b110100 %
#119558
b11010 &
b11010 %
#119562
b1101 &
b1101 %
#119566
b101000 &
b101000 %
#119570
b10100 &
b10100 %
#119574
b1010 &
b1010 %
#119578
b101 &
b101 %
#119582
b10000 &
b10000 %
#119586
b1000 &
b1000 %
#119590
b100 &
b100 %
#119594
b10 &
b10 %
#119598
b1 &
1#
b1 %
#119602
b0 &
b0 %
0#
0$
#1157540
b11101 !
1"
#1157542
b11101 &
b11101 %
1$
#1157543
0"
#1157546
b1011000 &
b1011000 %
#1157550
b101100 &
b101100 %
#1157554
b10110 &
b10110 %
#1157558
b1011 &
b1011 %
#1157562
b100010 &
b100010 %
#1157566
b10001 &
b10001 %
#1157570
b110100 &
b110100 %
#1157574
b11010 &
b11010 %
#1157578
b1101 &
b1101 %
#1157582
b101000 &
b101000 %
#1157586
b10100 &
b10100 %
#1157590
b1010 &
b1010 %
#1157594
b101 &
b101 %
#1157598
b10000 &
b10000 %
#1157602
b1000 &
b1000 %
#1157606
b100 &
b100 %
#1157610
b10 &
b10 %
#1157614
b1 &
1#
b1 %
#1157618
b0 &
b0 %
0#
0$
#2144642
b100 &
b100 %
1$
b100 !
1"
#2144643
0"
#2144646
b10 &
b10 %
#2144650
b1 &
b1 %
1#
#2144654
b0 &
0#
b0 %
0$
#4500012
