Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb  7 21:07:54 2023
| Host         : DESKTOP-GPHHORE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lorenz_timing_summary_routed.rpt -pb lorenz_timing_summary_routed.pb -rpx lorenz_timing_summary_routed.rpx -warn_on_violation
| Design       : lorenz
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.202        0.000                      0                 1089        0.122        0.000                      0                 1089        4.500        0.000                       0                   508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.202        0.000                      0                 1089        0.122        0.000                      0                 1089        4.500        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__7/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 5.792ns (59.225%)  route 3.988ns (40.775%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.520 r  mult_5/temp__335_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.520    mult_5/temp__335_carry__5_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  mult_5/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.634    mult_5/temp__335_carry__6_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.873 r  mult_5/temp__335_carry__7/O[2]
                         net (fo=3, routed)           0.719    12.592    mult_5/temp__335_carry__7_n_5
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.302    12.894 r  mult_5/temp__450_carry__6_i_12/O
                         net (fo=2, routed)           0.404    13.298    mult_5/temp__450_carry__6_i_12_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.124    13.422 r  mult_5/temp__450_carry__7_i_4/O
                         net (fo=2, routed)           0.459    13.881    mult_5/temp__450_carry__7_i_4_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  mult_5/temp__450_carry__7_i_8/O
                         net (fo=1, routed)           0.000    14.005    mult_5/temp__450_carry__7_i_8_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.537 r  mult_5/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.537    mult_5/temp__450_carry__7_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.871 r  mult_5/temp__450_carry__8/O[1]
                         net (fo=1, routed)           0.000    14.871    mult_5/temp[44]
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg__7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.445    14.786    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg__7/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)        0.062    15.073    mult_5/Qp_reg__7
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 5.771ns (59.137%)  route 3.988ns (40.863%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.520 r  mult_5/temp__335_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.520    mult_5/temp__335_carry__5_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  mult_5/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.634    mult_5/temp__335_carry__6_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.873 r  mult_5/temp__335_carry__7/O[2]
                         net (fo=3, routed)           0.719    12.592    mult_5/temp__335_carry__7_n_5
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.302    12.894 r  mult_5/temp__450_carry__6_i_12/O
                         net (fo=2, routed)           0.404    13.298    mult_5/temp__450_carry__6_i_12_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.124    13.422 r  mult_5/temp__450_carry__7_i_4/O
                         net (fo=2, routed)           0.459    13.881    mult_5/temp__450_carry__7_i_4_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  mult_5/temp__450_carry__7_i_8/O
                         net (fo=1, routed)           0.000    14.005    mult_5/temp__450_carry__7_i_8_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.537 r  mult_5/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.537    mult_5/temp__450_carry__7_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.850 r  mult_5/temp__450_carry__8/O[3]
                         net (fo=1, routed)           0.000    14.850    mult_5/temp[46]
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.445    14.786    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)        0.062    15.073    mult_5/Qp_reg
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 5.697ns (58.825%)  route 3.988ns (41.175%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.520 r  mult_5/temp__335_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.520    mult_5/temp__335_carry__5_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  mult_5/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.634    mult_5/temp__335_carry__6_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.873 r  mult_5/temp__335_carry__7/O[2]
                         net (fo=3, routed)           0.719    12.592    mult_5/temp__335_carry__7_n_5
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.302    12.894 r  mult_5/temp__450_carry__6_i_12/O
                         net (fo=2, routed)           0.404    13.298    mult_5/temp__450_carry__6_i_12_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.124    13.422 r  mult_5/temp__450_carry__7_i_4/O
                         net (fo=2, routed)           0.459    13.881    mult_5/temp__450_carry__7_i_4_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  mult_5/temp__450_carry__7_i_8/O
                         net (fo=1, routed)           0.000    14.005    mult_5/temp__450_carry__7_i_8_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.537 r  mult_5/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.537    mult_5/temp__450_carry__7_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.776 r  mult_5/temp__450_carry__8/O[2]
                         net (fo=1, routed)           0.000    14.776    mult_5/temp[45]
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.445    14.786    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg__6/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)        0.062    15.073    mult_5/Qp_reg__6
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 5.681ns (58.757%)  route 3.988ns (41.243%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.520 r  mult_5/temp__335_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.520    mult_5/temp__335_carry__5_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  mult_5/temp__335_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.634    mult_5/temp__335_carry__6_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.873 r  mult_5/temp__335_carry__7/O[2]
                         net (fo=3, routed)           0.719    12.592    mult_5/temp__335_carry__7_n_5
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.302    12.894 r  mult_5/temp__450_carry__6_i_12/O
                         net (fo=2, routed)           0.404    13.298    mult_5/temp__450_carry__6_i_12_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.124    13.422 r  mult_5/temp__450_carry__7_i_4/O
                         net (fo=2, routed)           0.459    13.881    mult_5/temp__450_carry__7_i_4_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  mult_5/temp__450_carry__7_i_8/O
                         net (fo=1, routed)           0.000    14.005    mult_5/temp__450_carry__7_i_8_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.537 r  mult_5/temp__450_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.537    mult_5/temp__450_carry__7_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.760 r  mult_5/temp__450_carry__8/O[0]
                         net (fo=1, routed)           0.000    14.760    mult_5/temp[43]
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.445    14.786    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  mult_5/Qp_reg__8/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y9          FDCE (Setup_fdce_C_D)        0.062    15.073    mult_5/Qp_reg__8
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__11/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 5.757ns (60.128%)  route 3.818ns (39.872%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  mult_5/temp__335_carry__5/O[1]
                         net (fo=3, routed)           0.786    12.526    mult_5/temp__335_carry__5_n_6
    SLICE_X33Y6          LUT3 (Prop_lut3_I1_O)        0.303    12.829 r  mult_5/temp__450_carry__4_i_9/O
                         net (fo=2, routed)           0.303    13.132    mult_5/temp__450_carry__4_i_9_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  mult_5/temp__450_carry__4_i_1/O
                         net (fo=2, routed)           0.323    13.579    mult_5/temp__450_carry__4_i_1_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.703 r  mult_5/temp__450_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.703    mult_5/temp__450_carry__4_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.104 r  mult_5/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.104    mult_5/temp__450_carry__4_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  mult_5/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    mult_5/temp__450_carry__5_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  mult_5/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.332    mult_5/temp__450_carry__6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.666 r  mult_5/temp__450_carry__7/O[1]
                         net (fo=1, routed)           0.000    14.666    mult_5/temp[40]
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.787    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__11/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)        0.062    15.074    mult_5/Qp_reg__11
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__9/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 5.736ns (60.040%)  route 3.818ns (39.960%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  mult_5/temp__335_carry__5/O[1]
                         net (fo=3, routed)           0.786    12.526    mult_5/temp__335_carry__5_n_6
    SLICE_X33Y6          LUT3 (Prop_lut3_I1_O)        0.303    12.829 r  mult_5/temp__450_carry__4_i_9/O
                         net (fo=2, routed)           0.303    13.132    mult_5/temp__450_carry__4_i_9_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  mult_5/temp__450_carry__4_i_1/O
                         net (fo=2, routed)           0.323    13.579    mult_5/temp__450_carry__4_i_1_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.703 r  mult_5/temp__450_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.703    mult_5/temp__450_carry__4_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.104 r  mult_5/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.104    mult_5/temp__450_carry__4_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  mult_5/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    mult_5/temp__450_carry__5_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  mult_5/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.332    mult_5/temp__450_carry__6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.645 r  mult_5/temp__450_carry__7/O[3]
                         net (fo=1, routed)           0.000    14.645    mult_5/temp[42]
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.787    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__9/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)        0.062    15.074    mult_5/Qp_reg__9
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__10/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 5.662ns (59.728%)  route 3.818ns (40.272%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  mult_5/temp__335_carry__5/O[1]
                         net (fo=3, routed)           0.786    12.526    mult_5/temp__335_carry__5_n_6
    SLICE_X33Y6          LUT3 (Prop_lut3_I1_O)        0.303    12.829 r  mult_5/temp__450_carry__4_i_9/O
                         net (fo=2, routed)           0.303    13.132    mult_5/temp__450_carry__4_i_9_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  mult_5/temp__450_carry__4_i_1/O
                         net (fo=2, routed)           0.323    13.579    mult_5/temp__450_carry__4_i_1_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.703 r  mult_5/temp__450_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.703    mult_5/temp__450_carry__4_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.104 r  mult_5/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.104    mult_5/temp__450_carry__4_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  mult_5/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    mult_5/temp__450_carry__5_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  mult_5/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.332    mult_5/temp__450_carry__6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.571 r  mult_5/temp__450_carry__7/O[2]
                         net (fo=1, routed)           0.000    14.571    mult_5/temp[41]
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.787    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__10/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)        0.062    15.074    mult_5/Qp_reg__10
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__12/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 5.646ns (59.660%)  route 3.818ns (40.340%))
  Logic Levels:           20  (CARRY4=14 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  mult_5/temp__335_carry__5/O[1]
                         net (fo=3, routed)           0.786    12.526    mult_5/temp__335_carry__5_n_6
    SLICE_X33Y6          LUT3 (Prop_lut3_I1_O)        0.303    12.829 r  mult_5/temp__450_carry__4_i_9/O
                         net (fo=2, routed)           0.303    13.132    mult_5/temp__450_carry__4_i_9_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  mult_5/temp__450_carry__4_i_1/O
                         net (fo=2, routed)           0.323    13.579    mult_5/temp__450_carry__4_i_1_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.703 r  mult_5/temp__450_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.703    mult_5/temp__450_carry__4_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.104 r  mult_5/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.104    mult_5/temp__450_carry__4_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  mult_5/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    mult_5/temp__450_carry__5_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  mult_5/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.332    mult_5/temp__450_carry__6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.555 r  mult_5/temp__450_carry__7/O[0]
                         net (fo=1, routed)           0.000    14.555    mult_5/temp[39]
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.787    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  mult_5/Qp_reg__12/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y8          FDCE (Setup_fdce_C_D)        0.062    15.074    mult_5/Qp_reg__12
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__15/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 5.643ns (59.647%)  route 3.818ns (40.353%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  mult_5/temp__335_carry__5/O[1]
                         net (fo=3, routed)           0.786    12.526    mult_5/temp__335_carry__5_n_6
    SLICE_X33Y6          LUT3 (Prop_lut3_I1_O)        0.303    12.829 r  mult_5/temp__450_carry__4_i_9/O
                         net (fo=2, routed)           0.303    13.132    mult_5/temp__450_carry__4_i_9_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  mult_5/temp__450_carry__4_i_1/O
                         net (fo=2, routed)           0.323    13.579    mult_5/temp__450_carry__4_i_1_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.703 r  mult_5/temp__450_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.703    mult_5/temp__450_carry__4_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.104 r  mult_5/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.104    mult_5/temp__450_carry__4_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  mult_5/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    mult_5/temp__450_carry__5_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.552 r  mult_5/temp__450_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.552    mult_5/temp[36]
    SLICE_X28Y7          FDCE                                         r  mult_5/Qp_reg__15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.787    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y7          FDCE                                         r  mult_5/Qp_reg__15/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y7          FDCE (Setup_fdce_C_D)        0.062    15.074    mult_5/Qp_reg__15
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 temp_carry_i_7/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_5/Qp_reg__13/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 5.622ns (59.558%)  route 3.818ns (40.442%))
  Logic Levels:           19  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.091    CLK_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  temp_carry_i_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.419     5.510 r  temp_carry_i_7/Q
                         net (fo=71, routed)          0.815     6.325    mult_4/temp_carry__7_6
    SLICE_X10Y1          LUT3 (Prop_lut3_I0_O)        0.297     6.622 r  mult_4/temp_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     6.622    mult_4/temp_carry__0_i_7__1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  mult_4/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    mult_4/temp_carry__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  mult_4/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    mult_4/temp_carry__1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.595 r  mult_4/temp_carry__2/O[1]
                         net (fo=14, routed)          0.814     8.409    mult_4/T1[8]
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.306     8.715 r  mult_4/temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.715    mult_5/temp__335_carry__0_0[1]
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.248 r  mult_5/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.248    mult_5/temp_carry__1_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.365 r  mult_5/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.365    mult_5/temp_carry__2_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.482 r  mult_5/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.482    mult_5/temp_carry__3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.599 r  mult_5/temp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.599    mult_5/temp_carry__4_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.922 r  mult_5/temp_carry__5/O[1]
                         net (fo=3, routed)           0.777    10.699    mult_5/temp_carry__5_n_6
    SLICE_X15Y5          LUT4 (Prop_lut4_I0_O)        0.306    11.005 r  mult_5/temp__335_carry__4_i_5/O
                         net (fo=1, routed)           0.000    11.005    mult_5/temp__335_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  mult_5/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.406    mult_5/temp__335_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.740 r  mult_5/temp__335_carry__5/O[1]
                         net (fo=3, routed)           0.786    12.526    mult_5/temp__335_carry__5_n_6
    SLICE_X33Y6          LUT3 (Prop_lut3_I1_O)        0.303    12.829 r  mult_5/temp__450_carry__4_i_9/O
                         net (fo=2, routed)           0.303    13.132    mult_5/temp__450_carry__4_i_9_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.256 r  mult_5/temp__450_carry__4_i_1/O
                         net (fo=2, routed)           0.323    13.579    mult_5/temp__450_carry__4_i_1_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124    13.703 r  mult_5/temp__450_carry__4_i_5/O
                         net (fo=1, routed)           0.000    13.703    mult_5/temp__450_carry__4_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.104 r  mult_5/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.104    mult_5/temp__450_carry__4_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  mult_5/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.218    mult_5/temp__450_carry__5_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.531 r  mult_5/temp__450_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.531    mult_5/temp[38]
    SLICE_X28Y7          FDCE                                         r  mult_5/Qp_reg__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.787    mult_5/CLK_IBUF_BUFG
    SLICE_X28Y7          FDCE                                         r  mult_5/Qp_reg__13/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y7          FDCE (Setup_fdce_C_D)        0.062    15.074    mult_5/Qp_reg__13
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 reg_1/Qp_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_2/Qp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.251ns (51.151%)  route 0.240ns (48.849%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    reg_1/CLK_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  reg_1/Qp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  reg_1/Qp_reg[25]/Q
                         net (fo=3, routed)           0.240     1.826    cu_mod/temp__2[25]
    SLICE_X32Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  cu_mod/Qn_carry__5_i_3__2/O
                         net (fo=1, routed)           0.000     1.871    sub_2/Qp_reg[27]_0[1]
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.936 r  sub_2/Qn_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.936    sub_2/Qn[25]
    SLICE_X32Y9          FDCE                                         r  sub_2/Qp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    sub_2/CLK_IBUF_BUFG
    SLICE_X32Y9          FDCE                                         r  sub_2/Qp_reg[25]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.105     1.814    sub_2/Qp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 add_1/Qp_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1/Qp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    add_1/CLK_IBUF_BUFG
    SLICE_X34Y5          FDCE                                         r  add_1/Qp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  add_1/Qp_reg[9]/Q
                         net (fo=1, routed)           0.049     1.658    reg_1/Qp_reg[31]_0[9]
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.703 r  reg_1/Qp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.703    reg_1/p_1_in[9]
    SLICE_X35Y5          FDCE                                         r  reg_1/Qp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    reg_1/CLK_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  reg_1/Qp_reg[9]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y5          FDCE (Hold_fdce_C_D)         0.092     1.550    reg_1/Qp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 add_1/Qp_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1/Qp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.560     1.443    add_1/CLK_IBUF_BUFG
    SLICE_X34Y10         FDCE                                         r  add_1/Qp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  add_1/Qp_reg[29]/Q
                         net (fo=1, routed)           0.049     1.656    reg_1/Qp_reg[31]_0[29]
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.701 r  reg_1/Qp[29]_i_1/O
                         net (fo=1, routed)           0.000     1.701    reg_1/p_1_in[29]
    SLICE_X35Y10         FDCE                                         r  reg_1/Qp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.829     1.956    reg_1/CLK_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  reg_1/Qp_reg[29]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X35Y10         FDCE (Hold_fdce_C_D)         0.092     1.548    reg_1/Qp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 add_1/Qp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1/Qp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    add_1/CLK_IBUF_BUFG
    SLICE_X34Y3          FDCE                                         r  add_1/Qp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  add_1/Qp_reg[2]/Q
                         net (fo=1, routed)           0.051     1.660    reg_1/Qp_reg[31]_0[2]
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.045     1.705 r  reg_1/Qp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.705    reg_1/p_1_in[2]
    SLICE_X35Y3          FDCE                                         r  reg_1/Qp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    reg_1/CLK_IBUF_BUFG
    SLICE_X35Y3          FDCE                                         r  reg_1/Qp_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y3          FDCE (Hold_fdce_C_D)         0.091     1.549    reg_1/Qp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 add_1/Qp_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1/Qp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.666%)  route 0.318ns (60.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.561     1.444    add_1/CLK_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  add_1/Qp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  add_1/Qp_reg[25]/Q
                         net (fo=1, routed)           0.318     1.926    reg_1/Qp_reg[31]_0[25]
    SLICE_X36Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.971 r  reg_1/Qp[25]_i_1/O
                         net (fo=1, routed)           0.000     1.971    reg_1/p_1_in[25]
    SLICE_X36Y9          FDCE                                         r  reg_1/Qp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    reg_1/CLK_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  reg_1/Qp_reg[25]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y9          FDCE (Hold_fdce_C_D)         0.091     1.800    reg_1/Qp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 add_2/Qp_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_2/Qp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.592     1.475    add_2/CLK_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  add_2/Qp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  add_2/Qp_reg[29]/Q
                         net (fo=1, routed)           0.095     1.712    reg_2/Qp_reg[31]_1[29]
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.757 r  reg_2/Qp[29]_i_1/O
                         net (fo=1, routed)           0.000     1.757    reg_2/Qp[29]_i_1_n_0
    SLICE_X5Y10          FDCE                                         r  reg_2/Qp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.862     1.989    reg_2/CLK_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  reg_2/Qp_reg[29]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.092     1.582    reg_2/Qp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 reg_1/Qp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_1/Qp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.250ns (76.585%)  route 0.076ns (23.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    reg_1/CLK_IBUF_BUFG
    SLICE_X35Y3          FDCE                                         r  reg_1/Qp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  reg_1/Qp_reg[3]/Q
                         net (fo=3, routed)           0.076     1.663    cu_mod/temp__2[3]
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.708 r  cu_mod/Qn_carry_i_1__1/O
                         net (fo=1, routed)           0.000     1.708    add_1/S[3]
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.772 r  add_1/Qn_carry/O[3]
                         net (fo=1, routed)           0.000     1.772    add_1/Qn_carry_n_4
    SLICE_X34Y3          FDCE                                         r  add_1/Qp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    add_1/CLK_IBUF_BUFG
    SLICE_X34Y3          FDCE                                         r  add_1/Qp_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y3          FDCE (Hold_fdce_C_D)         0.134     1.592    add_1/Qp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 add_1/Qp_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_1/Qp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.560     1.443    add_1/CLK_IBUF_BUFG
    SLICE_X34Y10         FDCE                                         r  add_1/Qp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  add_1/Qp_reg[31]/Q
                         net (fo=1, routed)           0.108     1.715    reg_1/Qp_reg[31]_0[31]
    SLICE_X34Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  reg_1/Qp[31]_i_1/O
                         net (fo=1, routed)           0.000     1.760    reg_1/p_1_in[31]
    SLICE_X34Y11         FDCE                                         r  reg_1/Qp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.829     1.956    reg_1/CLK_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  reg_1/Qp_reg[31]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X34Y11         FDCE (Hold_fdce_C_D)         0.121     1.580    reg_1/Qp_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 add_3/Qp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_3/Qp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.588     1.471    add_3/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  add_3/Qp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  add_3/Qp_reg[2]/Q
                         net (fo=1, routed)           0.108     1.743    reg_3/Qp_reg[31]_0[2]
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  reg_3/Qp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    reg_3/Qp[2]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  reg_3/Qp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.858     1.985    reg_3/CLK_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  reg_3/Qp_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.121     1.607    reg_3/Qp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 reg_1/Qp_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add_1/Qp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.252ns (76.263%)  route 0.078ns (23.737%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    reg_1/CLK_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  reg_1/Qp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  reg_1/Qp_reg[9]/Q
                         net (fo=3, routed)           0.078     1.665    cu_mod/temp__2[9]
    SLICE_X34Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.710 r  cu_mod/Qn_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     1.710    add_1/Qp_reg[11]_0[1]
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.776 r  add_1/Qn_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.776    add_1/Qn_carry__1_n_6
    SLICE_X34Y5          FDCE                                         r  add_1/Qp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    add_1/CLK_IBUF_BUFG
    SLICE_X34Y5          FDCE                                         r  add_1/Qp_reg[9]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y5          FDCE (Hold_fdce_C_D)         0.134     1.592    add_1/Qp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y9     mult_1/temp__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y7     mult_1/temp__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y5     mult_2/temp__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y3     mult_2/temp__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y5     mult_3/temp__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y1     mult_4/temp__0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y0    mult_4/Qp_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y2    mult_4/Qp_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y4    mult_4/Qp_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X36Y6    cu_mod/FSM_sequential_Qp_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X36Y6    cu_mod/FSM_sequential_Qp_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X33Y2    cu_mod/FSM_sequential_Qp_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y8    mult_5/Qp_reg__10/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y8    mult_5/Qp_reg__11/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y8    mult_5/Qp_reg__12/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y7    mult_5/Qp_reg__13/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y7    mult_5/Qp_reg__14/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y7    mult_5/Qp_reg__15/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X28Y7    mult_5/Qp_reg__16/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X10Y4    mult_4/Qp_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X10Y4    mult_4/Qp_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X10Y4    mult_4/Qp_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X10Y4    mult_4/Qp_reg[14]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X9Y4     mult_4/Qp_reg[15]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X9Y4     mult_4/Qp_reg[16]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X34Y10   add_1/Qp_reg[28]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X34Y10   add_1/Qp_reg[29]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X34Y10   add_1/Qp_reg[30]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X34Y10   add_1/Qp_reg[31]/C



