{
  "questions": [
    {
      "question": "What does CMOS stand for in the context of digital integrated circuits?",
      "options": [
        "Complementary Metal-Oxide-Semiconductor",
        "Central Memory Operating System",
        "Current Mode Output Signal",
        "Charged Material On Silicon",
        "Capacitive Modulated Output System"
      ],
      "correct": 0
    },
    {
      "question": "As technology nodes shrink, which electrical phenomenon becomes increasingly prominent in on-chip interconnects, causing significant signal delay and power consumption, often modeled as an RC network?",
      "options": [
        "Electromigration",
        "Quantum Tunneling",
        "Interconnect Resistance-Capacitance (RC) delay",
        "Hot Carrier Injection",
        "Dielectric Breakdown"
      ],
      "correct": 2
    },
    {
      "question": "In modern out-of-order processors, which architectural component is primarily responsible for reordering instructions to ensure they commit in program order, handle precise exceptions, and buffer results until commitment?",
      "options": [
        "Branch Prediction Unit",
        "Instruction Cache",
        "Reorder Buffer (ROB)",
        "Translation Lookaside Buffer (TLB)",
        "Arithmetic Logic Unit (ALU)"
      ],
      "correct": 2
    },
    {
      "question": "In the context of leakage power reduction at advanced technology nodes, which technique involves dynamically adjusting the threshold voltage (Vt) of transistors by varying the substrate bias (body bias) to reduce subthreshold leakage currents?",
      "options": [
        "Dynamic Voltage and Frequency Scaling (DVFS)",
        "Clock Gating",
        "Multi-Threshold Voltage (Multi-Vt) Design",
        "Power Gating",
        "Dynamic Body Biasing (DBB)"
      ],
      "correct": 4
    },
    {
      "question": "What is the primary purpose of 'Register-Transfer Level (RTL)' design in the digital IC design flow?",
      "options": [
        "To define the exact physical layout of transistors on the chip",
        "To describe the circuit's behavior in terms of data flow between registers and operations performed on that data",
        "To perform analog-to-digital signal conversion for mixed-signal chips",
        "To verify the power delivery network's integrity and robustness",
        "To optimize the clock tree distribution for timing closure"
      ],
      "correct": 1
    }
  ]
}