{
    "CMSSW_10_6_X_2025-01-30-2300": "slc7_amd64_gcc700",
    "CMSSW_10_6_X_2025-02-01-1100": "slc7_amd64_gcc700",
    "CMSSW_10_6_X_2025-02-02-0000": "slc7_amd64_gcc700",
    "CMSSW_10_6_X_2025-02-02-2300": "slc7_amd64_gcc700",
    "CMSSW_12_4_HLT_X_2025-01-29-2300": "el8_amd64_gcc10",
    "CMSSW_12_4_HLT_X_2025-02-02-0000": "el8_amd64_gcc10",
    "CMSSW_12_4_X_2025-01-26-2300": "el8_aarch64_gcc10,slc7_amd64_gcc10",
    "CMSSW_12_4_X_2025-01-29-2300": "el8_amd64_gcc10,slc7_amd64_gcc10",
    "CMSSW_12_4_X_2025-02-02-0000": "el8_amd64_gcc10",
    "CMSSW_12_4_X_2025-02-02-2300": "el8_amd64_gcc10",
    "CMSSW_13_0_HLT_X_2025-01-29-2300": "el8_amd64_gcc11",
    "CMSSW_13_0_HLT_X_2025-02-02-0000": "el8_amd64_gcc11",
    "CMSSW_13_0_HeavyIon_X_2025-01-29-2300": "el8_amd64_gcc11",
    "CMSSW_13_0_HeavyIon_X_2025-02-02-0000": "el8_amd64_gcc11",
    "CMSSW_13_0_X_2025-01-26-2300": "el9_amd64_gcc11",
    "CMSSW_13_0_X_2025-01-27-1100": "el8_aarch64_gcc11",
    "CMSSW_13_0_X_2025-01-29-2300": "el8_amd64_gcc11,el9_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_0_X_2025-02-02-0000": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_0_X_2025-02-02-2300": "el9_amd64_gcc11",
    "CMSSW_13_1_X_2025-01-26-2300": "el9_amd64_gcc11",
    "CMSSW_13_1_X_2025-01-27-1100": "el8_aarch64_gcc11",
    "CMSSW_13_1_X_2025-02-01-1100": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_1_X_2025-02-02-0000": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_1_X_2025-02-02-2300": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_2_X_2025-01-27-2300": "el8_aarch64_gcc11,el9_aarch64_gcc11,el9_amd64_gcc11",
    "CMSSW_13_2_X_2025-02-01-1100": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_2_X_2025-02-02-0000": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_2_X_2025-02-02-2300": "el8_amd64_gcc11,slc7_amd64_gcc11",
    "CMSSW_13_3_X_2025-01-26-2300": "el9_amd64_gcc12",
    "CMSSW_13_3_X_2025-01-27-2300": "el8_aarch64_gcc12,el9_aarch64_gcc12",
    "CMSSW_13_3_X_2025-02-01-1100": "el8_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_13_3_X_2025-02-02-0000": "el8_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_13_3_X_2025-02-02-2300": "el8_amd64_gcc12,el9_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_0_GPU_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_14_0_GPU_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_14_0_X_2025-01-26-2300": "el8_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_14_0_X_2025-01-28-2300": "el9_aarch64_gcc12",
    "CMSSW_14_0_X_2025-01-29-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el9_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_0_X_2025-01-30-2300": "el9_aarch64_gcc12",
    "CMSSW_14_0_X_2025-02-02-0000": "el8_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_0_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_14_1_GPU_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_14_1_O2OTest_X_2025-02-02-0000": "el8_amd64_gcc12",
    "CMSSW_14_1_X_2025-01-26-2300": "el8_aarch64_gcc12",
    "CMSSW_14_1_X_2025-02-02-0000": "el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_1_X_2025-02-02-2300": "el8_amd64_gcc12,el9_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_2_GPU_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_14_2_GPU_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_14_2_X_2025-01-26-2300": "el8_aarch64_gcc12",
    "CMSSW_14_2_X_2025-01-27-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_2_X_2025-02-02-0000": "el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12,slc7_amd64_gcc12",
    "CMSSW_14_2_X_2025-02-02-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_ASAN_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_CLANG_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DBG_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_DEVEL_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_G4VECGEOM_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_G4VECGEOM_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_G4VECGEOM_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GEANT4_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GEANT4_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GEANT4_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_GPU_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHSV4_X_2025-01-30-2300": "el9_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-27-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-28-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-30-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-31-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-02-02-0000": "el8_amd64_gcc12",
    "CMSSW_15_0_MULTIARCHS_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-27-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-28-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-29-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-30-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-31-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-02-02-0000": "el8_amd64_gcc12",
    "CMSSW_15_0_NONLTO_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_PY312_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-01-27-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_RNTUPLE_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROCM_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROCM_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROCM_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT634_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-01-26-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-01-28-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-01-30-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_ROOT6_X_2025-02-02-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_TF_X_2025-01-28-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_UBSAN_X_2025-01-27-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_UBSAN_X_2025-01-29-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_UBSAN_X_2025-01-31-2300": "el8_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-26-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-27-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-27-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-28-1100": "el8_amd64_gcc12,el9_amd64_gcc13",
    "CMSSW_15_0_X_2025-01-28-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el8_amd64_gcc13,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-29-1100": "el8_amd64_gcc12,el8_amd64_gcc13",
    "CMSSW_15_0_X_2025-01-29-2300": "el8_aarch64_gcc12,el8_aarch64_gcc13,el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-30-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-30-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el8_amd64_gcc13,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-31-1100": "el8_amd64_gcc12",
    "CMSSW_15_0_X_2025-01-31-2300": "el8_aarch64_gcc12,el8_aarch64_gcc13,el8_amd64_gcc12,el8_amd64_gcc13,el9_aarch64_gcc12,el9_amd64_gcc12,el9_amd64_gcc13",
    "CMSSW_15_0_X_2025-02-01-1100": "el8_amd64_gcc12,el8_amd64_gcc14",
    "CMSSW_15_0_X_2025-02-02-0000": "el8_amd64_gcc12,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_15_0_X_2025-02-02-2300": "el8_aarch64_gcc12,el8_amd64_gcc12,el8_amd64_gcc13,el9_aarch64_gcc12,el9_amd64_gcc12",
    "CMSSW_5_3_X_2025-02-02-0000": "slc6_amd64_gcc472",
    "CMSSW_8_0_X_2025-02-02-0000": "slc6_amd64_gcc530,slc7_amd64_gcc530",
    "CMSSW_9_4_X_2025-02-02-0000": "slc6_amd64_gcc630,slc7_amd64_gcc630"
}