target/
*~
unit-tests/verilog_generator/testing/
example-design/
