open Printf
open Ustring.Op
open Amemtype
open Config
open Cpumodel

module Cache =
  Map.Make(
      struct type t = int 
             let compare = compare
      end)

module Set =
  Map.Make(
      struct type t = int 
             let compare = compare
      end)

type tag = int
                                  
type dirty = bool

type invalid = bool

type lru = int
             
type assoc_t = int
                 
(* 
   Set with (x <= associativity) number lines 
   Accessed by tag
   Contains LRU * dirty
*)
type aset_t = (lru * dirty * invalid) Set.t

type info_t = {
    num : int;
    (* log2 : int; *)
  }

type cache_stats_t =
  {
    misses : float;
    hits : float;
  }


(*************************** ACACHE ****************************)

type acache = {
    cache : aset_t Cache.t; 

    cacheinfo: acache_info_t;

    setinfo : info_t;
    wordinfo : info_t;
    byteinfo : info_t;

    disabled : bool;

    cache_stats : cache_stats_t;
  }

type address = {
    tag : int;
    set : int;
    word : int;
    byte : int;
  }
            
type cache_responce =
  | Hit  | Miss (* | Nocache *)

let print_cache_stats cache str =
  let hits, misses = cache.cache_stats.hits,cache.cache_stats.misses in
  printf "%s HITS:  %f\n%!" str hits;
  printf "%s MISSES:  %f\n%!" str misses;
  printf "%s HIT_RATE:  %f%%\n%!" str ((100. *. hits)/. (hits +. misses));
  printf "%s MISS_RATE:  %f%%\n%!" str ((100. *. misses)/. (hits +. misses))



let cache_init ?(assoc=(!associativity))
               ?(blksize=(!block_size))
               ?(csize=(!cache_size))
               ?(wdsize=(!word_size))
               ?(wralloc=(!write_allocate))
               ?(wrback=(!write_back))
               ?(hitp=(!hit_time))
               (* ?(missp=(!miss_penalty)) *)
               ?(shared=(!shared))
               ()
  = {
    cache = Cache.empty;
    cacheinfo = {
        assoc = assoc;
        block_size = blksize;
        size = csize;
        word_size = wdsize;
        write_allocate = wralloc;
        write_back = wrback;
        hit_time = hitp;
        (* miss_penalty = missp; *)
        shared = shared;
      };
                   
    setinfo = {
        num = csize/(assoc*blksize);
        (*log2 = shift_log2 (csize/(assoc*blksize)) 0;*)
      };
    wordinfo = {
        num = blksize/wdsize;
        (*log2 = shift_log2 (blksize/wdsize) 0;*)
      };
    byteinfo = {
        num = wdsize;
        (*log2 = shift_log2 (wdsize lsr 3) 0;*)
      };

    disabled = false;
    cache_stats = { misses = 0.; hits = 0.};
  }


(* TODO(Romy): Right now it is same as the data cache - 
   do something with the parameters *)
                       
let cache_init_info l =
  cache_init
    ~assoc:(l.assoc)
    ~blksize:(l.block_size)
    ~csize:(l.size)
    ~wdsize:(l.word_size)
    ~wralloc:(l.write_allocate)
    ~wrback:(l.write_back)
    ~hitp:(l.hit_time)
    (* ~missp:(l.miss_penalty) *)
    ~shared:(l.shared)
    ()
    

let cache_hits_inc cache =
  let stats = cache.cache_stats in
  let stats = {stats with hits = stats.hits +. 1.} in
  {cache with cache_stats = stats} 
  (* {cache with cache_stats = { cache.cache_stats with hits = cache.cache_stats.hits +. 1. }} *)

let cache_misses_inc cache =
  {cache with cache_stats = { cache.cache_stats with misses = cache.cache_stats.misses +. 1. }}
    
let new_cache_set () = Set.empty
  
let update_set num set cache =
  { cache with cache = Cache.add num set cache.cache }
    
let split_address addr cache =
  let byte = addr mod cache.byteinfo.num in
  let word = (addr / cache.byteinfo.num) mod cache.wordinfo.num in
  let set = ((addr / cache.byteinfo.num) / cache.wordinfo.num) mod cache.setinfo.num in
  let tag = ((addr / cache.byteinfo.num) / cache.wordinfo.num) / cache.setinfo.num in
  if !dbg_cache then
   printf "SPLIT ADDRESS: tag 0x%x set 0x%x word 0x%x byte 0x%x\n%!"
           tag set word byte;
  { tag = tag; set = set; word = word; byte = byte;}

let merge_address address cache =
  (address.byte land (cache.byteinfo.num-1))
  lor (address.word * cache.byteinfo.num)
  lor (address.set * cache.byteinfo.num * cache.wordinfo.num)
  lor (address.tag * cache.byteinfo.num * cache.wordinfo.num * cache.setinfo.num)


(************************* Record accesses *************************)
module AccMap =
  Map.Make(
      struct type t = int 
             let compare = compare
      end)
          
type memaccess_t = int * int * int
                                   
type accessmap_t = memaccess_t AccMap.t

let amap_read lst =
  let rec aread_int lst amap =
    match lst with
    | [] -> Some amap
    | (addr,acc)::ls -> aread_int ls (AccMap.add addr acc amap)
  in
  aread_int lst AccMap.empty
    
let amap_print str amap =
  match amap with
  | None -> "None"
  | Some amap ->
     (sprintf "let amap_%s = [" str) ^
       (AccMap.fold
          (fun t (r,w,bs) rest ->
            rest ^ (sprintf "(0x%x,(%d,%d,%d));" t r w bs)) amap "") ^
       "]\n"

       
type cohtype = OtherRead of int * int | ThisRead | ThisRW of int * int | Private
    
type mapstype = RMap of accessmap_t option | TMap of cohtype AccMap.t option 

let tag_init =
  if !record_mtags
  then
    Some (RMap (Some AccMap.empty))
  else Some (TMap None)

let amap_join tm1 tm2 = 
  match tm1, tm2 with
  | None, None ->None
  | Some (RMap (Some tm1)),
    Some (RMap (Some tm2)) ->
     Some (RMap (Some (AccMap.merge
                    (fun t m1 m2 ->
                      match m1,m2 with
                      | Some (r1,w1,bs1), Some (r2,w2,bs2) ->
                         (* bs1 should be larger than bs2 *)
                         Some (max r1 r2,max w1 w2, max bs1 bs2)
                      | Some acc, _ | _, Some acc -> Some acc
                      | None, None -> None
                    ) tm1 tm2)))
  | Some (TMap tm1), Some (TMap tm2) -> Some (TMap tm1)
  | _, _ -> failwith "Error in tag_merge."

let get_set address cache =
  (address.set * cache.byteinfo.num * cache.wordinfo.num)
  lor (address.tag * cache.byteinfo.num * cache.wordinfo.num * cache.setinfo.num)

let amap_update write address cache amap =
  match amap with
    | None -> None (* Disabled amap - No recording *)
    | Some amap -> 
       let set_address = get_set address cache in
       let (r,w,bsize) =
         try
           AccMap.find set_address amap
         with
         | Not_found ->
            (0,0,cache.cacheinfo.block_size)
       in
       let (r,w,bsize) =
         if write then
           (r,w+1,bsize)
         else
           (r+1,w,bsize)
       in
       (* printf "%d(0x%x,%d,%d,%d)" (AccMap.cardinal amap) *)
       (*   set_address r w bsize; *)
       Some (AccMap.add set_address
                        (r,w,bsize) amap)

(* Merge the memory accesses of two time interfering tasks *)
let amap_merge amap1 amap2 =
  match amap1,amap2 with
  | None, _ | _, None -> None
  | Some amap1, Some amap2 -> Some
     (AccMap.merge
       (fun t l1 l2 ->
         match l1,l2 with
         | None, None -> None
         | None, Some acc1 | Some acc1 ,None -> Some acc1
         | Some(r1,w1,b1), Some (r2,w2,b2) ->
            Some (r1+r2, w1+w2, max b1 b2)
       ) amap1 amap2)

   
let check_coherence amap_others amap_this =
  match amap_others,amap_this with
  | None, _ | _, None -> (None,0)
  | Some others, Some this ->
     let cohmap = 
       AccMap.merge
         (fun t other task ->
           match other,task with
           | None,_ |_,None -> None
           | Some(r,0,_), Some (_,w,_) -> Some (OtherRead (r,w))
           | Some other, Some (r,0,_) -> Some ThisRead
           | Some (ro,wo,_), Some (_,w,_) -> Some (ThisRW(ro+wo,w))
         ) others this
     in
     let overhead =
       AccMap.fold
         (fun t cmap oh ->
           match cmap with
           | OtherRead(n,w) | ThisRW(n,w) -> oh + (min n w)
           | _ -> oh
         ) cohmap 0 in
     (Some (TMap (Some cohmap)), overhead)

let get_coherence_penalty address amap =
  match amap with
  | None -> None
  | Some amap ->
     let res =
       try
         AccMap.find address amap
       with Not_found ->
         Private
     in Some res

(****************** Insert Function **********************)
        
let insert_line line set cache =
  let (tag,dirty,invalid) = line in
  let (lru,rest) = Set.partition
                     (fun t (pos,d,i) ->
                       (* TODO(Romy): should be = *)
                       pos >= cache.cacheinfo.assoc-1) set in
  let set = Set.mapi
              (fun t (p,d,i) ->
                (p+1,d,i)) rest in
  (lru, Set.add tag (0,dirty,invalid) set)
               

let exists_dirty set = Set.exists (fun t (p,d,i) -> d) set

(****************** Update Function **********************)

let update_cache address dirty invalid set =
  try
    let pos,_,_ = Set.find address.tag set in
    (*let set = Set.remove address.tag set in*)
    let set = Set.mapi
                 (fun t (p,d,i) ->
                   if t = address.tag then (0,dirty,invalid) 
                   else if p<pos then (p+1,d,i)
                   else (p,d,i)
                 ) set in
    (Hit,set)
  with Not_found ->
    (Miss,set)
(****************** Access cache for Read or Write **********************)         
let access_cache write addr cache amap =
  if !dbg_cache then ();
    (* (match amap with *)
    (*  | None -> printf "None\n%!"; *)
    (*  | Some amap -> *)
    (*     printf "TAGMAP\n"; *)
    (*     AccMap.iter (fun tag (_,_,v) -> printf "0x%x: %d\n%!" tag v) amap *)
    (* ); *)
  (* if nocache || cache.disabled then (Nocache,cache,amap) *)
  (* else *)
  let address = split_address addr cache in
  (* TODO(Romy): fix invalid coherence *)
  let invalid = false in
  let amap,coh = 
    match amap with
    | None -> None,None
    | Some (RMap amap) -> Some (RMap (amap_update write address cache amap )),None
    | Some (TMap tmap) ->
       let set_address = get_set address cache in
       Some (TMap tmap), get_coherence_penalty set_address tmap
  in
  try
    let set = Cache.find address.set cache.cache in
    let (resp,set) = update_cache address write invalid set in
    let cache = update_set address.set set cache in
    (resp,address,set,cache,amap,coh)
  with
  | Not_found ->
     let set = new_cache_set () in
     let cache = update_set address.set set cache in
     (Miss,address,set,cache,amap,coh)
         
let read_line_from_mem tag dirty invalid = (tag,dirty,invalid)
                                
let read_cache addr cache amap =
    let (resp,address,set,cache,amap,coh) =
      access_cache false addr cache amap in
    let ticks,cache =
    match resp,cache with
    | Miss, cache ->
       let cache = cache_misses_inc cache in
       (*TODO(Romy): for coherency*)
       let invalid = false in 
       if !dbg_cache then
         (* TODO(Romy): fix debugging msg *)(
         printf "MISS: read_cache addr:0x%x\n%!" addr;
         print_cache_stats cache "read miss");
       let line = read_line_from_mem address.tag false invalid in
       let blru,set = insert_line line set cache in
       let cache = update_set address.set set cache in
       let hit_time = 
         if cache.cacheinfo.write_back && exists_dirty blru then
           (* write back to mem --- penalty *)
           cache.cacheinfo.hit_time + !wb_penalty
         else
           (* write_back - nodirty || write through *)
           cache.cacheinfo.hit_time
       in
       (hit_time, cache)
    | Hit, cache ->
       let cache = cache_hits_inc cache in
       if !dbg_cache then
         (* TODO(Romy): fix debugging msg *)
         printf "HIT: read_cache addr:0x%x\n%!" addr;
       (cache.cacheinfo.hit_time,cache)
    (* | Nocache, _ -> (1,cache) *)
  in ticks,resp,cache,amap,coh

               
let write_cache addr cache amap =
  let (resp,address,set,cache,amap,coh) =
    access_cache true addr cache amap in
  let hit_time = cache.cacheinfo.hit_time in
  let (ticks,cache) = 
    match resp with
    | Miss ->
       let invalid = false in
       (* TODO(Romy): fix for coherence *)
       let cache = cache_misses_inc cache in
       if !dbg_cache then
         (* TODO(Romy): fix debugging msg *)
         printf "MISS: write_cache addr:0x%x\n%!" addr;
       if cache.cacheinfo.write_allocate then (
         let line = read_line_from_mem address.tag true invalid in
         let blru,set = insert_line line set cache in
         let cache = update_set address.set set cache in
         let hit_time = 
           if cache.cacheinfo.write_back then
             if exists_dirty blru then
               (* write_allocate && write_back -> MISS *)
               hit_time + !wb_penalty
           else
               hit_time
         else
           (* write_allocate && write_through -> MISS *)
             hit_time + !wb_penalty
         in
         (hit_time,cache)
       )
       else
         (hit_time,cache)
         (* write_no_allocate -> MISS *)
    | Hit ->
       if !dbg_cache then
         (* TODO(Romy): fix debugging msg *)
         printf "HIT: write_cache addr:0x%x\n%!" addr;
       let cache = cache_hits_inc cache in
       if cache.cacheinfo.write_back then
         (* write_back -> HIT *)
         (hit_time,cache)
       else
         (* write_through -> HIT - has to be written to the main mem *)
         (hit_time + !wb_penalty,cache)        
    (* | Nocache -> (1,cache) *)
  in (ticks,resp,cache,amap,coh)

(******** Cache to any (similar to mem_to_any) *********)

let cache_to_any cache =
  {cache with cache = Cache.empty}

(****************** Disable/Enable Cache ***************)

let disable_cache c =
  { c with disabled = true }

let enable_cache c =
  { c with disabled = false }

(****************** Join Function **********************)
(*** c1 is the longest path ****)
let cache_join c1 c2 =
  let rec join_sets cache1 cache2 cache num =
    match num with
    | -1 -> cache
    | _ ->
       let cache =
         (try
            let set1 = Cache.find num cache1.cache in
            let set2 = Cache.find num cache2.cache in
            let set = Set.merge
                         (fun t l1 l2 ->
                           match l1,l2 with
                           | None,_ | _,None -> None
                           | Some (pos1,d1,i1), Some (pos2,d2,i2) ->
                              Some (max pos1 pos2, d1 || d2, i1 || i2)
                         ) set1 set2
            in
            update_set num set cache
          with Not_found -> cache
         )
       in
       join_sets cache1 cache2 cache (num-1)
  in
  join_sets c1 c2 ({c1 with cache = Cache.empty}) (c1.setinfo.num-1)

             
(******************Print Functions**********************)

let prn_cache str addr =
  if !dbg_cache then
    printf "%10s | %s addr: 0x%x\n%!" "CACHE" str addr
  else ()

let print_cache cache =
  let rec get_sets cache num =
    match num with
    | -1 -> ()
    | _ ->
       (try
          let set = Cache.find num cache.cache in
          printf "sets of sets found for set %d and has length %d. Assoc = %d\n%!" num (Set.cardinal set) cache.cacheinfo.assoc
        with Not_found ->
          printf "set not found %d\n%!" num; );
       get_sets cache (num-1)
  in
  get_sets cache (cache.setinfo.num-1)


(************************* MISS *********************)
let miss_cache cache =
  if !nocache || cache.disabled
  then 0
  else cache.cacheinfo.hit_time (*+ cache.miss_penalty*)
                                             
