============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 21:59:13 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.140067s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (34.3%)

RUN-1004 : used memory is 224 MB, reserved memory is 199 MB, peak memory is 227 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1097 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5089 instances
RUN-0007 : 1969 luts, 2346 seqs, 463 mslices, 255 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6554 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4918 nets have 2 pins
RUN-1001 : 1231 nets have [3 - 5] pins
RUN-1001 : 166 nets have [6 - 10] pins
RUN-1001 : 124 nets have [11 - 20] pins
RUN-1001 : 99 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     622     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1587     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  54   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 63
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5087 instances, 1969 luts, 2346 seqs, 718 slices, 124 macros(718 instances: 463 mslices 255 lslices)
PHY-3001 : Huge net I_rstn_dup_1 with 1514 pins
PHY-0007 : Cell area utilization is 58%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 869024
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 58%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 591618, overlap = 90.4688
PHY-3002 : Step(2): len = 551718, overlap = 112.75
PHY-3002 : Step(3): len = 379731, overlap = 130.688
PHY-3002 : Step(4): len = 339054, overlap = 162.656
PHY-3002 : Step(5): len = 302912, overlap = 175.406
PHY-3002 : Step(6): len = 259915, overlap = 182.031
PHY-3002 : Step(7): len = 239233, overlap = 193.281
PHY-3002 : Step(8): len = 220506, overlap = 203.719
PHY-3002 : Step(9): len = 204047, overlap = 210.938
PHY-3002 : Step(10): len = 191105, overlap = 224.281
PHY-3002 : Step(11): len = 178800, overlap = 224.812
PHY-3002 : Step(12): len = 168065, overlap = 239.75
PHY-3002 : Step(13): len = 157479, overlap = 251.844
PHY-3002 : Step(14): len = 145281, overlap = 265.625
PHY-3002 : Step(15): len = 133460, overlap = 274.062
PHY-3002 : Step(16): len = 127436, overlap = 281.5
PHY-3002 : Step(17): len = 123035, overlap = 281.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.84165e-06
PHY-3002 : Step(18): len = 123278, overlap = 279.625
PHY-3002 : Step(19): len = 123927, overlap = 277.312
PHY-3002 : Step(20): len = 125688, overlap = 261.625
PHY-3002 : Step(21): len = 127437, overlap = 258.312
PHY-3002 : Step(22): len = 128745, overlap = 255.438
PHY-3002 : Step(23): len = 131694, overlap = 249.938
PHY-3002 : Step(24): len = 133744, overlap = 230.156
PHY-3002 : Step(25): len = 133116, overlap = 217.656
PHY-3002 : Step(26): len = 134957, overlap = 204.219
PHY-3002 : Step(27): len = 133561, overlap = 196.688
PHY-3002 : Step(28): len = 132493, overlap = 189.688
PHY-3002 : Step(29): len = 130002, overlap = 191.5
PHY-3002 : Step(30): len = 127089, overlap = 188.656
PHY-3002 : Step(31): len = 123975, overlap = 184
PHY-3002 : Step(32): len = 123180, overlap = 185.156
PHY-3002 : Step(33): len = 120888, overlap = 183.125
PHY-3002 : Step(34): len = 121688, overlap = 177.094
PHY-3002 : Step(35): len = 119696, overlap = 175.094
PHY-3002 : Step(36): len = 118628, overlap = 177.656
PHY-3002 : Step(37): len = 118398, overlap = 177.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.16833e-05
PHY-3002 : Step(38): len = 118181, overlap = 175.938
PHY-3002 : Step(39): len = 118324, overlap = 176.406
PHY-3002 : Step(40): len = 118648, overlap = 175.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.89036e-05
PHY-3002 : Step(41): len = 119208, overlap = 176.156
PHY-3002 : Step(42): len = 119833, overlap = 174.562
PHY-3002 : Step(43): len = 125286, overlap = 173.781
PHY-3002 : Step(44): len = 136170, overlap = 172.156
PHY-3002 : Step(45): len = 134630, overlap = 160.156
PHY-3002 : Step(46): len = 133815, overlap = 160
PHY-3002 : Step(47): len = 133223, overlap = 161.75
PHY-3002 : Step(48): len = 132574, overlap = 161.344
PHY-3002 : Step(49): len = 132654, overlap = 161.5
PHY-3002 : Step(50): len = 132742, overlap = 151.344
PHY-3002 : Step(51): len = 130684, overlap = 148.438
PHY-3002 : Step(52): len = 129887, overlap = 144.812
PHY-3002 : Step(53): len = 129767, overlap = 144.219
PHY-3002 : Step(54): len = 129755, overlap = 142.219
PHY-3002 : Step(55): len = 128872, overlap = 141.375
PHY-3002 : Step(56): len = 127818, overlap = 139.188
PHY-3002 : Step(57): len = 127529, overlap = 139.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.78071e-05
PHY-3002 : Step(58): len = 129147, overlap = 141.75
PHY-3002 : Step(59): len = 129279, overlap = 142.5
PHY-3002 : Step(60): len = 129595, overlap = 140.656
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6554.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 177952, over cnt = 865(7%), over = 5019, worst = 48
PHY-1001 : End global iterations;  0.459593s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.6%)

PHY-1001 : Congestion index: top1 = 127.92, top5 = 86.40, top10 = 72.10, top15 = 64.45.
PHY-3001 : End congestion estimation;  0.538668s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (31.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25564e-06
PHY-3002 : Step(61): len = 145401, overlap = 166.781
PHY-3002 : Step(62): len = 144991, overlap = 167.875
PHY-3002 : Step(63): len = 137902, overlap = 190.406
PHY-3002 : Step(64): len = 137485, overlap = 204.219
PHY-3002 : Step(65): len = 126777, overlap = 226.188
PHY-3002 : Step(66): len = 122831, overlap = 237.188
PHY-3002 : Step(67): len = 118424, overlap = 241.969
PHY-3002 : Step(68): len = 116462, overlap = 232.938
PHY-3002 : Step(69): len = 117073, overlap = 226.656
PHY-3002 : Step(70): len = 113715, overlap = 231.375
PHY-3002 : Step(71): len = 113426, overlap = 233.375
PHY-3002 : Step(72): len = 113500, overlap = 234.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51127e-06
PHY-3002 : Step(73): len = 112058, overlap = 230.5
PHY-3002 : Step(74): len = 112704, overlap = 229.031
PHY-3002 : Step(75): len = 114813, overlap = 208.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.79972e-06
PHY-3002 : Step(76): len = 116352, overlap = 191.406
PHY-3002 : Step(77): len = 119083, overlap = 184.688
PHY-3002 : Step(78): len = 130720, overlap = 132.125
PHY-3002 : Step(79): len = 129597, overlap = 120.469
PHY-3002 : Step(80): len = 128708, overlap = 119.312
PHY-3002 : Step(81): len = 127462, overlap = 123.281
PHY-3002 : Step(82): len = 127235, overlap = 115.188
PHY-3002 : Step(83): len = 127958, overlap = 115.312
PHY-3002 : Step(84): len = 127319, overlap = 126.594
PHY-3002 : Step(85): len = 127386, overlap = 120.875
PHY-3002 : Step(86): len = 125213, overlap = 117.031
PHY-3002 : Step(87): len = 124184, overlap = 115.625
PHY-3002 : Step(88): len = 122990, overlap = 123.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.75994e-05
PHY-3002 : Step(89): len = 125276, overlap = 113.031
PHY-3002 : Step(90): len = 125940, overlap = 112.156
PHY-3002 : Step(91): len = 126293, overlap = 97.875
PHY-3002 : Step(92): len = 126899, overlap = 90.875
PHY-3002 : Step(93): len = 127076, overlap = 91.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.51989e-05
PHY-3002 : Step(94): len = 131137, overlap = 75.9375
PHY-3002 : Step(95): len = 132658, overlap = 77.25
PHY-3002 : Step(96): len = 134275, overlap = 67.3125
PHY-3002 : Step(97): len = 135809, overlap = 64.25
PHY-3002 : Step(98): len = 136515, overlap = 64.7812
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 56/6554.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 163792, over cnt = 810(7%), over = 4341, worst = 29
PHY-1001 : End global iterations;  0.417911s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.9%)

PHY-1001 : Congestion index: top1 = 97.22, top5 = 69.48, top10 = 59.52, top15 = 53.58.
PHY-3001 : End congestion estimation;  0.494011s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.42108e-05
PHY-3002 : Step(99): len = 140255, overlap = 213.875
PHY-3002 : Step(100): len = 142159, overlap = 196.969
PHY-3002 : Step(101): len = 140643, overlap = 190.406
PHY-3002 : Step(102): len = 138094, overlap = 179.719
PHY-3002 : Step(103): len = 135580, overlap = 184.688
PHY-3002 : Step(104): len = 132361, overlap = 185.531
PHY-3002 : Step(105): len = 129855, overlap = 196.156
PHY-3002 : Step(106): len = 129018, overlap = 189.469
PHY-3002 : Step(107): len = 128200, overlap = 195.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.84215e-05
PHY-3002 : Step(108): len = 130718, overlap = 183.188
PHY-3002 : Step(109): len = 131846, overlap = 178.094
PHY-3002 : Step(110): len = 130908, overlap = 175.688
PHY-3002 : Step(111): len = 130944, overlap = 176.125
PHY-3002 : Step(112): len = 131776, overlap = 173.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.68431e-05
PHY-3002 : Step(113): len = 134194, overlap = 165.844
PHY-3002 : Step(114): len = 135380, overlap = 159.094
PHY-3002 : Step(115): len = 137597, overlap = 144.781
PHY-3002 : Step(116): len = 139325, overlap = 138.531
PHY-3002 : Step(117): len = 139815, overlap = 138.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000193566
PHY-3002 : Step(118): len = 140992, overlap = 134.438
PHY-3002 : Step(119): len = 142330, overlap = 130.656
PHY-3002 : Step(120): len = 144539, overlap = 122.75
PHY-3002 : Step(121): len = 145641, overlap = 119.344
PHY-3002 : Step(122): len = 146262, overlap = 114.5
PHY-3002 : Step(123): len = 147164, overlap = 107.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00038565
PHY-3002 : Step(124): len = 148316, overlap = 106.781
PHY-3002 : Step(125): len = 149391, overlap = 105.062
PHY-3002 : Step(126): len = 150127, overlap = 100.594
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.59 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 421/6554.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 186496, over cnt = 1029(9%), over = 4365, worst = 28
PHY-1001 : End global iterations;  0.433903s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (46.8%)

PHY-1001 : Congestion index: top1 = 87.57, top5 = 67.31, top10 = 59.29, top15 = 54.40.
PHY-1001 : End incremental global routing;  0.510186s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (39.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26270, tnet num: 6552, tinst num: 5087, tnode num: 35097, tedge num: 44514.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.576480s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (37.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.209277s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (37.5%)

OPT-1001 : Current memory(MB): used = 316, reserve = 291, peak = 316.
OPT-1001 : End physical optimization;  1.267456s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (37.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1969 LUT to BLE ...
SYN-4008 : Packed 1969 LUT and 532 SEQ to BLE.
SYN-4003 : Packing 1814 remaining SEQ's ...
SYN-4005 : Packed 1205 SEQ with LUT/SLICE
SYN-4006 : 377 single LUT's are left
SYN-4006 : 609 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2578/3422 primitive instances ...
PHY-3001 : End packing;  0.364616s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.3%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2265 instances
RUN-1001 : 1105 mslices, 1104 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6062 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4379 nets have 2 pins
RUN-1001 : 1272 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 129 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 2263 instances, 2209 slices, 124 macros(718 instances: 463 mslices 255 lslices)
PHY-3001 : Cell area utilization is 80%
PHY-3001 : After packing: Len = 156563, Over = 195.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3129/6062.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197680, over cnt = 1049(9%), over = 2897, worst = 21
PHY-1002 : len = 216168, over cnt = 812(7%), over = 1462, worst = 17
PHY-1002 : len = 232392, over cnt = 343(3%), over = 462, worst = 10
PHY-1002 : len = 242760, over cnt = 60(0%), over = 62, worst = 2
PHY-1002 : len = 247808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.553615s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 60.82, top10 = 56.96, top15 = 54.15.
PHY-3001 : End congestion estimation;  1.655966s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (34.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91441e-05
PHY-3002 : Step(127): len = 144038, overlap = 203.5
PHY-3002 : Step(128): len = 142727, overlap = 200
PHY-3002 : Step(129): len = 140155, overlap = 208.5
PHY-3002 : Step(130): len = 138633, overlap = 211.5
PHY-3002 : Step(131): len = 138514, overlap = 207.25
PHY-3002 : Step(132): len = 137524, overlap = 200.75
PHY-3002 : Step(133): len = 137345, overlap = 198.75
PHY-3002 : Step(134): len = 137158, overlap = 205.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.82882e-05
PHY-3002 : Step(135): len = 139711, overlap = 192.75
PHY-3002 : Step(136): len = 142138, overlap = 186.5
PHY-3002 : Step(137): len = 143870, overlap = 180
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.65765e-05
PHY-3002 : Step(138): len = 146718, overlap = 172.25
PHY-3002 : Step(139): len = 148922, overlap = 161.5
PHY-3002 : Step(140): len = 152928, overlap = 157.25
PHY-3002 : Step(141): len = 154854, overlap = 153.75
PHY-3002 : Step(142): len = 154928, overlap = 156
PHY-3002 : Step(143): len = 154935, overlap = 155
PHY-3002 : Step(144): len = 154381, overlap = 155
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000147034
PHY-3002 : Step(145): len = 157603, overlap = 150
PHY-3002 : Step(146): len = 159837, overlap = 148.5
PHY-3002 : Step(147): len = 162574, overlap = 142.25
PHY-3002 : Step(148): len = 164647, overlap = 135.25
PHY-3002 : Step(149): len = 166930, overlap = 132.5
PHY-3002 : Step(150): len = 167538, overlap = 129
PHY-3002 : Step(151): len = 167186, overlap = 133.75
PHY-3002 : Step(152): len = 166673, overlap = 136.5
PHY-3002 : Step(153): len = 166000, overlap = 134.5
PHY-3002 : Step(154): len = 165953, overlap = 135.25
PHY-3002 : Step(155): len = 166716, overlap = 133.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000244724
PHY-3002 : Step(156): len = 168938, overlap = 133
PHY-3002 : Step(157): len = 171559, overlap = 125.75
PHY-3002 : Step(158): len = 174470, overlap = 124.75
PHY-3002 : Step(159): len = 175476, overlap = 120
PHY-3002 : Step(160): len = 175726, overlap = 120.25
PHY-3002 : Step(161): len = 175939, overlap = 121.5
PHY-3002 : Step(162): len = 176318, overlap = 115
PHY-3002 : Step(163): len = 176652, overlap = 115.5
PHY-3002 : Step(164): len = 176675, overlap = 114.5
PHY-3002 : Step(165): len = 176571, overlap = 115
PHY-3002 : Step(166): len = 176556, overlap = 110.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000455083
PHY-3002 : Step(167): len = 178556, overlap = 110.25
PHY-3002 : Step(168): len = 180864, overlap = 110.25
PHY-3002 : Step(169): len = 182328, overlap = 112.5
PHY-3002 : Step(170): len = 183702, overlap = 109
PHY-3002 : Step(171): len = 185056, overlap = 105.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000830681
PHY-3002 : Step(172): len = 185932, overlap = 103.25
PHY-3002 : Step(173): len = 189012, overlap = 103
PHY-3002 : Step(174): len = 192277, overlap = 103
PHY-3002 : Step(175): len = 193366, overlap = 101.5
PHY-3002 : Step(176): len = 194105, overlap = 106.25
PHY-3002 : Step(177): len = 195160, overlap = 106.25
PHY-3002 : Step(178): len = 195988, overlap = 105.75
PHY-3002 : Step(179): len = 196785, overlap = 105
PHY-3002 : Step(180): len = 197234, overlap = 103.25
PHY-3002 : Step(181): len = 197527, overlap = 104.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00149724
PHY-3002 : Step(182): len = 198332, overlap = 103.5
PHY-3002 : Step(183): len = 200009, overlap = 99.75
PHY-3002 : Step(184): len = 202055, overlap = 96.25
PHY-3002 : Step(185): len = 203534, overlap = 95
PHY-3002 : Step(186): len = 204454, overlap = 94.5
PHY-3002 : Step(187): len = 205425, overlap = 96
PHY-3002 : Step(188): len = 206493, overlap = 97.25
PHY-3002 : Step(189): len = 207167, overlap = 95.75
PHY-3002 : Step(190): len = 208068, overlap = 98.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.690047s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (13.6%)

PHY-3001 : Trial Legalized: Len = 222333
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 99/6062.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 268080, over cnt = 1002(9%), over = 1745, worst = 9
PHY-1002 : len = 277224, over cnt = 625(5%), over = 833, worst = 5
PHY-1002 : len = 285536, over cnt = 201(1%), over = 264, worst = 5
PHY-1002 : len = 290744, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 291576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.232021s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 54.27, top10 = 51.14, top15 = 49.24.
PHY-3001 : End congestion estimation;  1.349139s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (42.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.74002e-05
PHY-3002 : Step(191): len = 201067, overlap = 96.5
PHY-3002 : Step(192): len = 193354, overlap = 110.5
PHY-3002 : Step(193): len = 189347, overlap = 108
PHY-3002 : Step(194): len = 186569, overlap = 106.25
PHY-3002 : Step(195): len = 184937, overlap = 107.25
PHY-3002 : Step(196): len = 184256, overlap = 103.75
PHY-3002 : Step(197): len = 183578, overlap = 108.25
PHY-3002 : Step(198): len = 183373, overlap = 105
PHY-3002 : Step(199): len = 183361, overlap = 108.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00019046
PHY-3002 : Step(200): len = 185110, overlap = 106
PHY-3002 : Step(201): len = 186363, overlap = 99.5
PHY-3002 : Step(202): len = 187094, overlap = 95.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000380919
PHY-3002 : Step(203): len = 188349, overlap = 91.75
PHY-3002 : Step(204): len = 189618, overlap = 86.5
PHY-3002 : Step(205): len = 190656, overlap = 80.75
PHY-3002 : Step(206): len = 191563, overlap = 83.75
PHY-3002 : Step(207): len = 191933, overlap = 84.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009002s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 197109, Over = 0
PHY-3001 : Spreading special nets. 62 overflows in 930 tiles.
PHY-3001 : End spreading;  0.025441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.4%)

PHY-3001 : 104 instances has been re-located, deltaX = 40, deltaY = 61, maxDist = 3.
PHY-3001 : Final: Len = 198662, Over = 0
RUN-1003 : finish command "place" in  14.437745s wall, 4.625000s user + 0.625000s system = 5.250000s CPU (36.4%)

RUN-1004 : used memory is 290 MB, reserved memory is 264 MB, peak memory is 317 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.133381s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (59.3%)

RUN-1004 : used memory is 284 MB, reserved memory is 262 MB, peak memory is 361 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2265 instances
RUN-1001 : 1105 mslices, 1104 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6062 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4379 nets have 2 pins
RUN-1001 : 1272 nets have [3 - 5] pins
RUN-1001 : 178 nets have [6 - 10] pins
RUN-1001 : 129 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23146, tnet num: 6060, tinst num: 2263, tnode num: 29497, tedge num: 40325.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1105 mslices, 1104 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2966 clock pins, and constraint 6349 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 241400, over cnt = 1008(9%), over = 1679, worst = 9
PHY-1002 : len = 250232, over cnt = 599(5%), over = 781, worst = 6
PHY-1002 : len = 257752, over cnt = 267(2%), over = 338, worst = 4
PHY-1002 : len = 263568, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 264368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.226973s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (25.5%)

PHY-1001 : Congestion index: top1 = 59.24, top5 = 54.80, top10 = 51.74, top15 = 49.44.
PHY-1001 : End global routing;  1.337555s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (25.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 370, reserve = 347, peak = 370.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 454, reserve = 433, peak = 454.
PHY-1001 : End build detailed router design. 2.015467s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (41.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 84704, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.696529s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (33.6%)

PHY-1001 : Current memory(MB): used = 466, reserve = 445, peak = 466.
PHY-1001 : End phase 1; 0.698349s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (33.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 667784, over cnt = 1460(0%), over = 1476, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 469, reserve = 447, peak = 469.
PHY-1001 : End initial routed; 6.897742s wall, 2.703125s user + 0.093750s system = 2.796875s CPU (40.5%)

PHY-1001 : Current memory(MB): used = 469, reserve = 447, peak = 469.
PHY-1001 : End phase 2; 6.897799s wall, 2.703125s user + 0.093750s system = 2.796875s CPU (40.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 608752, over cnt = 516(0%), over = 516, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 4.808995s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (35.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 602880, over cnt = 171(0%), over = 171, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.891809s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (36.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 603288, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.370112s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (29.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 604696, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.166508s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 605800, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.088470s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 606008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.059880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 485 feed throughs used by 255 nets
PHY-1001 : End commit to database; 0.881111s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (33.7%)

PHY-1001 : Current memory(MB): used = 502, reserve = 481, peak = 502.
PHY-1001 : End phase 3; 7.340910s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (34.9%)

PHY-1003 : Routed, final wirelength = 606008
PHY-1001 : Current memory(MB): used = 503, reserve = 482, peak = 503.
PHY-1001 : End export database. 0.017464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  17.124865s wall, 6.375000s user + 0.125000s system = 6.500000s CPU (38.0%)

RUN-1003 : finish command "route" in  19.472587s wall, 7.125000s user + 0.140625s system = 7.265625s CPU (37.3%)

RUN-1004 : used memory is 429 MB, reserved memory is 408 MB, peak memory is 503 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3499   out of   5824   60.08%
#reg                     2418   out of   5824   41.52%
#le                      4108
  #lut only              1690   out of   4108   41.14%
  #reg only               609   out of   4108   14.82%
  #lut&reg               1809   out of   4108   44.04%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                                                      Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk         GCLK               pll                u_pll/pll_inst.clkc1                                                        780
#2        u_pll/clk0_buf                                                 GCLK               pll                u_pll/pll_inst.clkc0                                                        677
#3        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk     GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_12.q1    16
#4        u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/reg5_syn_65.q0           15
#5        I_clk_25m_dup_1                                                GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |4108   |2781    |718     |2428    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |3936   |2695    |632     |2401    |11      |10      |
|    u_foc_controller      |foc_controller     |2879   |1968    |632     |1358    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |132    |71      |28      |74      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |358    |233     |116     |112     |0       |0       |
|        u_as5600_read     |i2c_register_read  |249    |165     |82      |88      |0       |0       |
|      u_foc_top           |foc_top            |2053   |1447    |400     |1008    |11      |10      |
|        u_adc_sn_ctrl     |hold_detect        |18     |14      |4       |9       |0       |0       |
|        u_cartesian2polar |cartesian2polar    |636    |528     |101     |207     |8       |0       |
|        u_clark_tr        |clark_tr           |161    |102     |48      |96      |0       |0       |
|        u_id_pi           |pi_controller      |208    |97      |27      |162     |0       |3       |
|        u_iq_pi           |pi_controller      |188    |108     |27      |141     |0       |3       |
|        u_park_tr         |park_tr            |194    |150     |44      |102     |2       |4       |
|          u_sincos        |sincos             |125    |99      |26      |66      |2       |0       |
|        u_svpwm           |svpwm              |518    |358     |124     |207     |1       |0       |
|      u_hall_encoder      |hall_encoder       |235    |148     |56      |126     |0       |0       |
|        u_divider         |Divider            |107    |71      |18      |63      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4358  
    #2          2       824   
    #3          3       290   
    #4          4       157   
    #5        5-10      199   
    #6        11-50     186   
    #7       51-100      8    
    #8       101-500     8    
    #9        >500       1    
  Average     2.58            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.279105s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (67.2%)

RUN-1004 : used memory is 439 MB, reserved memory is 421 MB, peak memory is 503 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2263
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6062, pip num: 53517
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 485
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1101 valid insts, and 149681 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.966560s wall, 22.203125s user + 0.125000s system = 22.328125s CPU (562.9%)

RUN-1004 : used memory is 448 MB, reserved memory is 431 MB, peak memory is 608 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_215913.log"
