remark: ../rtl_kernel_wizard_0_cmodel.cpp:49:5: Sequential read of length 4096 has been inferred _XLX_SEP_ OldID=load-store-loop2.load.3,  _XLX_SEP_ axi00_ptr0seq axi00_ptr0 m00_axi anonymous ../rtl_kernel_wizard_0_cmodel.cpp:49:5 rtl_kernel_wizard_0 
remark: ../rtl_kernel_wizard_0_cmodel.cpp:57:5: Sequential write of length 4096 has been inferred _XLX_SEP_ OldID=load-store-loop.store.5,  _XLX_SEP_ axi00_ptr0seq7 axi00_ptr0 m00_axi anonymous ../rtl_kernel_wizard_0_cmodel.cpp:57:5 rtl_kernel_wizard_0 
remark: ../rtl_kernel_wizard_0_cmodel.cpp:57:5: Sequential write of 4096 x 32bit words has been widened by 16: 256 x 512bit words _XLX_SEP_ OldID=axi00_ptr0seq7,  _XLX_SEP_ wseq axi00_ptr0 m00_axi anonymous ../rtl_kernel_wizard_0_cmodel.cpp:57:5 rtl_kernel_wizard_0 
remark: ../rtl_kernel_wizard_0_cmodel.cpp:49:5: Sequential read of 4096 x 32bit words has been widened by 16: 256 x 512bit words _XLX_SEP_ OldID=axi00_ptr0seq,  _XLX_SEP_ wseq8 axi00_ptr0 m00_axi anonymous ../rtl_kernel_wizard_0_cmodel.cpp:49:5 rtl_kernel_wizard_0 
remark: ../rtl_kernel_wizard_0_cmodel.cpp:49:5: Multiple burst reads of length 256 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  m00_axi rtl_kernel_wizard_0 
remark: ../rtl_kernel_wizard_0_cmodel.cpp:49:5: Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: ../rtl_kernel_wizard_0_cmodel.cpp:57:5: Multiple burst writes of length 256 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1  m00_axi rtl_kernel_wizard_0 
remark: ../rtl_kernel_wizard_0_cmodel.cpp:57:5: Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
